

C O M P U T E R

TRS & BO

GEBRUIKERS


VERENIGING

AFDELING:

WEST

MODEL I

HARD




W

Q

R


E



TRS-80 model I paperware. Schema's en Connectoren.

Inhoud.


TRS-80 Amerikaanse model I. Level II basic ROM.	1
TRS-80 Amerikaanse model I. Expansion connector. Definitie.	2
TRS-80 Amerikaanse model I. Adres decoder.	3
TRS-80 Amerikaanse model I. Schema. Sheet 1 A.	4
TRS-80 Amerikaanse model I. Schema. Sheet 1 B.	5
TRS-80 Amerikaanse model I. Schema. Sheet 1 C.	6
TRS-80 Amerikaanse model I. Schema. Sheet 1 D.	7
TRS-80 Amerikaanse model I. Schema. Sheet 1 E.	8
TRS-80 Amerikaanse model I. Schema. Sheet 2 A.	9
TRS-80 Amerikaanse model I. Schema. Sheet 2 B.	10
TRS-80 Amerikaanse model I. Schema. Sheet 2 C.	11
TRS-80 Amerikaanse model I. Schema. Sheet 2 D.	12
TRS-80 Amerikaanse model I. Schema. Sheet 2 E.	13
TRS-80 Japanse model I. Adres decoder.	14
TRS-80 Japanse model I. Level II basic ROM schema.	15
TRS-80 Japanse model I. Keyboard A (meer toetsen).	16
TRS-80 Japanse model I. Keyboard B (minder toetsen).	17
TRS-80 Japanse model I. Keyboard numeric pad.	18
TRS-80 Japanse model I. Schema. Sheet 1 A.	19
TRS-80 Japanse model I. Schema. Sheet 1 B.	20
TRS-80 Japanse model I. Schema. Sheet 1 A.	21
TRS-80 Japanse model I. Schema. Sheet 1 B.	22
TRS-80 Oude Exp. Int. Print layout (boven aanzicht).	23
TRS-80 Oude Exp. Int. Print layout (onder aanzicht).	24
TRS-80 Oude Exp. Int. Schema. Sheet 1.	25
TRS-80 Oude Exp. Int. Schema. Sheet 2 A.	26
TRS-80 Oude Exp. Int. Schema. Sheet 2 B.	27
TRS-80 Oude Exp. Int. Schema. Sheet 3 A.	28
TRS-80 Oude Exp. Int. Schema. Sheet 3 B.	29
TRS-80 Nieuwe Exp. Int. Line printer connector.	30
TRS-80 Nieuwe Exp. Int. Floppy disk connector.	31
TRS-80 Nieuwe Exp. Int. Expansion connector.	32
TRS-80 Nieuwe Exp. Int. RS232 connector.	33
TRS-80 Nieuwe Exp. Int. Componenten opstelling.	34
TRS-80 Nieuwe Exp. Int. Schema. Sheet 1 A.	35
TRS-80 Nieuwe Exp. Int. Schema. Sheet 1 B.	36
TRS-80 Nieuwe Exp. Int. Schema. Sheet 2 A.	37
TRS-80 Nieuwe Exp. Int. Schema. Sheet 2 B.	38
Vergelijkings tekening Exp. Int. oud-nieuw.	39
VDU schema (origineel van Elektuur).	40
VDU schema (aangepast voor TRS-80 model I).	41
VDU schema 3C00-write-through	42
RAM kaart 64k - 512k. Schema.	43
RS232 + RTC. serie II. Schema adresdecodering.	44
RS232 + RTC. serie II. Schema communicatie.	45
RS232 + RTC. serie II. Schema Real Time Clock.	46
Speedup 3.5 MHz.	47
Acht-bits refresh + extra RAM aansturing bij Selector.	48
Selector. model I.	49
Double Density. Schema van Video-Genie.	50




Pin Connections for Expansion- Port Edge Card

P/N	SIGNAL NAME	DESCRIPTION
1	RAS*	Row Address Strobe Output for 16-Pin Dynamic Rams
2	SYSRES*	System Reset Output, Low During Power Up Initialize or Reset Depressed
3	CAS*	Column Address Strobe Output for 16-Pin Dynamic Rams
4	A10	Address Output
5	A12	Address Output
6	A13	Address Output
7	A15	Address Output
8	GND	Signal Ground
9	A11	Address Output
10	A14	Address Output
11	A8	Address Output
12	OUT*	Peripheral Write Strobe Output
13	WR*	Memory Write Strobe Output
14	INTAK*	Interrupt Acknowledge Output
15	RD*	Memory Read Strobe Output
16	MUX	Multiplexor Control Output for 16-Pin Dynamic Rams
17	A9	Address Output
18	D4	Bidirectional Data Bus
19	IN*	Peripheral Read Strobe Output
20	D7	Bidirectional Data Bus
21	INT*	Interrupt Input (Maskable)
22	D1	Bidirectional Data Bus
23	TEST*	A Logic "0" on TEST* Input Tri-States A0-A15, D0-D7, WR*, RD*, IN*, OUT*, RAS*, CAS*, MUX*
24	D6	Bidirectional Data Bus
25	A0	Address Output
26	D3	Bidirectional Data Bus
27	A1	Address Output
28	D5	Bidirectional Data Bus
29	GND	Signal Ground
30	D0	Bidirectional Data Bus
31	A4	Address Bus
32	D2	Bidirectional Data Bus
33	WAIT*	Processor Wait Input, to Allow for Slow Memory
34	A3	Address Output
35	A5	Address Output
36	A7	Address Output
37	GND	Signal Ground
38	A6	Address Output
39	+5V	5 Volt Output (Limited Current)
40	A2	Address Output

NOTE: *means Negative (Logical "0") True Input or Output













Mates with AMP P/N 88103-1 Card
Edge Connector or Equivalent






TRS-B0 Amerikaanse model I. Adres decoder.


Z13 THRU Z20 ARE RANDOM ACCESS MEMORIES
(4K, 8K OR 16K RAM'S)
























TRS-80 Japanese model I. Adres decoder.




Note: ENTERKEY is Connected Parallel with Main KEY.




TRS-80 Japanese model I. Keyboard A (meer toetsen).



TRS-80 Japanese model I. Keyboard B (minder toetsen). 17




TEN KEY







Connector 1

- | | |
|---------|----------|
| 1 P5ST | 12 MD1 |
| 5 A 8 | 13 MD2 |
| 4 A 1 | 14 MD3 |
| 6 A 2 | 15 MD4 |
| 9 A 3 | 16 MD5 |
| 2 A 4 | 17 MD6 |
| 3 A 5 | 18 MD7 |
| 7 A 6 | 10 KYBD* |
| 8 A 7 | 19 GND |
| 11 MD 8 | |

Note : TEN KEY is Connected Parallel with Main KEY.







Keyboard Connection


Connector (1)	Connector (2)
1 PSV	12 MD1
2 A0	13 MD2
3 A1	14 MD3
4 A2	15 MD4
5 A3	16 MD5
6 A4	17 MD6
7 A5	18 MD7
8 A6	19 KYBD*
9 A7	20 GND
10 MD0	21 SYSRES*
11 MD0	22 MD1
	23 MD2
	24 MD3
	25 MD4
	26 MD5
	27 MD6
	28 MD7
	29 KYBD*
	30 GND
	31 SYSRES*

Jumper Connection (1)


	JP1	JP2	JP3	JP4	JP5
LEVEL I ABCII	X	X	X	C~2	C~2
LEVEL II ABCII	O	O	X	C~2	C~2
Keys	O	O	O	C~1	C~1
Keys L/C	O	O	O	C~1	C~2


⏏ : For 40PIN Connection








TRS-80 Dude Exp.int. Print layout (boven aanzicht).





NOTES: UNLESS OTHERWISE INDICATED:
 1) ALL CAPACITORS ARE IN MICROFARADS, K=1000.
 2) ALL RESISTORS ARE IN OHMS, 1/4 WATT, 5% R=1000.






NOTES: UNLESS OTHERWISE INDICATED:
 1) ALL CAPACITORS ARE IN MICROFARADS, μF = PICOFARADS.
 2) ALL RESISTORS ARE IN OHMS, 1/4 WATT, 10%.
 K=1000, M=1,000,000
 3) N.C. = NOT CONNECTED.
 4) ⊥ DENOTES SUPPLY VOLTAGES
 5) ⊕ DENOTES LOGICAL LEVEL 1.

Line Printer Card-Edge Signals


PIN	SIGNAL NAME	DESCRIPTION
1	DATA STROBE*	A 1.0 microsecond pulse used to clock the data from the processor to the printer logic.
2	GND	Signal Ground
3	D1	Input data levels. A high represents a binary one, a low represents a zero. All printable characters (i.e., codes having a one in DATA 6 or DATA 7) are stored in the printer buffer. Control characters (i.e., codes having a zero in both DATA 6 and DATA 7) are used to specify special control functions. These codes are not stored in the buffer except when they specify a print command and are preceded by at least one printable character in that line.
4	GND	
5	D2	
6	GND	
7	D3	
8	GND	
9	D4	
10	GND	
11	D5	
12	GND	
13	D6	
14	GND	
15	D7	
16	GND	
17	D8	
18	GND	
19	NC	Not Connected
20	GND	Signal Ground
21	BUSY	A level indicating that the printer cannot receive data.
22	GND	Signal Ground
23	OUT OF PAPER PE	A level indicating that the printer is out of paper.
24	GND	Signal Ground
25	UNIT SELECT SLCT	A level indicating that the printer is selected.
26	PRIME*	A level which clears the printer buffer and initializes the logic.
27	GND	Signal Ground
28	FAULT*	A level that indicates a printer fault condition such as paper empty, light detect or a deselect condition.
29	NC	Not Connected
30	NC	Not Connected
31	GND	Signal Ground
32	NC	Not Connected
33	GND	Signal Ground
34	GND	Signal Ground

NOTE: All GND signals are common.



Mini Disk Card-Edge Signals

PIN	SIGNAL NAME	DESCRIPTION
1	GND	Signal Ground
2	NC	Not Connected
3	GND	Signal Ground
4	NC	Not Connected
5	GND	Signal Ground
6	NC	Not Connected
7	GND	Signal Ground
8	INDEX PULSE*	Indicates the physical beginning of a track.
9	GND	Signal Ground
10	DS0*	When active, locks the mini-disk R/W head against the mini-diskette (disk drive no. 0).
11	GND	Signal Ground
12	DS1*	When active, locks the mini-disk R/W head against the mini-diskette (disk drive no. 1).
13	GND	Signal Ground
14	DS2*	When active, locks the mini-disk R/W head against the mini-diskette (disk drive no. 2).
15	GND	Signal Ground
16	MOTOR ON	Turns ON all drive motors.
17	GND	Signal Ground
18	DIRECTION SEL*	Defines direction of motion the R/W head will take when the STEP line is pulsed.
19	GND	Signal Ground
20	STEP*	Causes the R/W head to move with the direction of motion as defined by DIRECTION SEL.
21	GND	Signal Ground
22	WRITE DATA*	Provides data to be written on diskette.
23	GND	Signal Ground
24	WRITE GATE*	Enables WRITE DATA to be written on the diskette.
25	GND	Signal Ground
26	TRACK ZERO*	A logical zero state indicates that the drive's R/W head is positioned at track zero.
27	GND	Signal Ground
28	WRITE PROTECT*	Gives the user an indication that a write protected diskette is installed.
29	GND	Signal Ground
30	READ DATA*	Provides the "raw data" (clock and data together) as detected by the drive electronics.
31	GND	Signal Ground
32	DS3*	When active, locks the mini-disk R/W head against the mini-diskette (disk drive no. 3).
33	GND	Signal Ground
34	NC	Not Connected




Bus Card-Edge Signals

This card edge duplicates the card edge on the TRS-80 Computer.

PIN	SIGNAL NAME	DESCRIPTION
1	RAS*	Row Address Strobe Output for 16-Pin Dynamic Rams.
2	SYSRES*	System Reset Output, Low During Power Up Initialize or Reset Depressed.
3	NC	No Connection
4	A10	Address Output
5	A12	Address Output
6	A13	Address Output
7	A15	Address Output
8	GND	Signal Ground
9	A11	Address Output
10	A14	Address Output
11	A8	Address Output
12	OUT*	Peripheral Write Strobe Output.
13	WR*	Memory Write Strobe Output.
14	INTAK*	Interrupt Acknowledge Output.
15	RD*	Memory Read Strobe Output.
16	NC	No Connection
17	A9	Address Output
18	D4	Bidirectional Data Bus.
19	IN*	Peripheral Read Strobe Output.
20	D7	Bidirectional Data Bus.
21	INT*	Interrupt Input (Maskable).
22	D1	Bidirectional Data Bus.
23	TEST*	A Logic "0" on TEST* Input Tri-States A0 - A15, D0 - D7, WR*, RD*, IN*, OUT*, RAS*, CAS*, MUX*.
24	D6	Bidirectional Data Bus.
25	A0	Address Output
26	D3	Bidirectional Data Bus.
27	A1	Address Output
28	D5	Bidirectional Data Bus.
29	GND	Signal Ground
30	D0	Bidirectional Data Bus.
31	A4	Address Bus
32	D2	Bidirectional Data Bus.
33	WAIT*	Processor Wait Input, to Allow for Slow Memory.
34	A3	Address Output
35	A5	Address Output
36	A7	Address Output
37	GND	Signal Ground
38	A6	Address Output
39	+5V	5-Volt Output (Limited Current)
40	A2	Address Output


NOTE: * means Negative (Logical "0") True Input or Output.




Expansion Board Card-Edge Signals (RS-232C Installed)


PIN	*SIGNAL NAME	DESCRIPTION
1	GND	Signal Ground
2	NC	
3	GND	Signal Ground
4	NC	
5	GND	Signal Ground
6	NC	
7	GND	Signal Ground
8	NC	
9	GND	Signal Ground
10	---	Internal Expansion Connector - Pin 16 (not used).
11	GND	Signal Ground
12	---	Internal Expansion Connector - Pin 15 (not used).
13	GND	Signal Ground
14	---	Internal Expansion Connector - Pin 14 (not used).
15	GND	Signal Ground
16	PGND	Protective Ground
17	GND	Signal Ground
18	TD	Transmit Data - Signals on this Circuit are sent to remote Equipment.
19	GND	Signal Ground
20	SGND	Signal Ground from Data Communications Equipment.
21	GND	Signal Ground
22	RD	Signals on this Circuit are received from Data Communications (remote) Equipment.
23	GND	Signal Ground
24	---	Internal Expansion Connector - Pin 9 (not used).
25	GND	Signal Ground
26	---	Internal Expansion Connector - Pin 8 (not used).
27	SIG GND	
28	---	Internal Expansion Connector - Pin 7 (not used).
29	GND	Signal Ground
30	CD	Carrier Detect (Received Line Signal Detector) indicates that the Data Set is receiving a character from a remote Data Set via the Communications Channel.
31	GND	Signal Ground
32	CTS	The Clear to Send signal is generated by the Data Communications Equipment. It indicates whether or not the Data Set (modem) is ready to transmit Data.
33	GND	Signal Ground
34	DTR	The Data Terminal Ready signal to the Data Communications Equipment controls switching of Data Communications Equipment to the Communications Channel.
35	GND	Signal Ground
36	RTS	The Request to Send signal to the Data Communications Equipment controls direction of Data Transmission by the Data Communications Equipment.
37	GND	Signal Ground
38	RI	The Ring Indicator signal from the Data Communications Equipment means that the Data Set is being polled and that the polling service wants to communicate.
39	GND	Signal Ground
40	DSR	Data Set Ready indicates the status of the local Data Set.


* Signal Names used in this chart are those related to Radio Shack's RS-232-C Interface.







TRS-80 Nieuwe Exp.int. Component opstelling.





NOTES
 1 UNLESS OTHERWISE SPECIFIED
 ALL RESISTORS ARE 1/4W 5%
 ALL CAPACITORS ARE IN MICROFARADS



2 SYMBOLS LEGEND
 ▲ = +2V
 △ = +5V
 ▽ = -5V
 ▼ = SIGNAL GND





INTERNAL EXPANSION PIN-OUT


GND	42
	41
Vcc	40
NC	38
NC	37
E8 #	36
D8	35
5VRES #	33
D4	32
D5	31
A1	30
A8	29
D0	28
D3	27
D2	26
D1	25
INT#	24
IN #	23
A2	22
OUT	21
NC	20
NC	19
NC	18
NC	17
NC	16
NC	15
NC	14
NC	13
NC	12
NC	11
NC	10
NC	9
NC	8
NC	7
NC	6
NC	5
NC	4
NC	3
NC	2
NC	1

EXPANSION BOARD CONNECTOR J1




NOTES
 1) ALL RAMS (MK4116) ARE IN 16 PIN SOCKETS
 2) PIN 1, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13 AND 16 OF ALL RAMS TIED IN PARALLEL







Figuur 4. Het schema van de VDU-kaart. De belangrijkste delen zijn IC11 (video-controller), IC15 (video-RAM) en IC19 (karaktergenerator).




Figuur 5. De componentenopstelling op de print voor de VDU-kaart. De koper-layouts van de dubbelzijdige print zijn afgedrukt op de Print-layout-pagina's achter in deze Elektuur.




VDU schema (aangepast voor TRS-80).





RAM-CARD (2 MBYTE MAX.)	1.0
TRS-80-M1 UT-BUS	
SCHEMATIC DIAGRAM	
ING. M.J.A.M. VAN GISTFREN 22-12-'87	


RAM uitbreidings print (schema).



RS-232C COMMUNICATIE

Size Document Number
 A RS-232C (c) 1987, 1988 LR PV 1023 REV


Date: April 3, 1988 Sheet 2 of 3




Title		
RS-232c REAL TIME CLOCK		
Size Document Number		
A	RS-232c (c) 1987,1988 LR PV 1023	REV
Date:	April 4, 1988	Sheet 3 of 3

C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18
0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	10uF


RS-232 print. Schema real time clock.



Speedup schema.



8-bits refresh voor Z80 microcomputers.
 Samen met Selektor 256K, 320K, 512K of 576K Ram
 in TRS-80 model I of compatible computer aansluitbaar.



TO FLOPPY INTERFACE

