CHAPTER 7 APPENDIX

7.1	Main CPU (Z80)	7- 1
7.2	Slave CPU 6303	7- 6
7.3	Sub-CPU 7508	7- 9
7.4	Gate Array GAH40D	7-12
7.5	Gate Array GAH40M	7-17
7.6	Gate Array GAH40S	7-29
7.7	A-D Converter μPD7001	7-34
7.8	Serial Controller 82C51	7-36
7.9	SED1120 (LCD driver)	7-39
7.10	SED1130 (LCD driver)	7-44
7.11	LCD/V-RAM Controller SED1320	7-50
7.12	D-RAM μPD4265	7-57
7.13	V-RAM 6117	7-61
7.14	Other ICs	7-64
7.15	Circuit Schematic Diagrams And Component Layout Diagrams	7-67

7.1 Main CPU (Z80)

The main CPU is a CMOS-based, 8-bit microprocessor that controls the whole system. It directly controls DRAM, the RS-232C interface and the expansion interface (CN8), and sends and received commands and data both to and-from sub-CPUs 7508 and 6303 through the gate arrays.

Part No. X400260000 is currently used for the main CPU; however, jumper J1 has been incorperared on the MAPLE board so that in the future, other CPUs, which will expand the systems capabilities, can also be used.

7.1.1 Operation

The main CPU operates at a clock rate of 2.45 MHz, making the instruction cycle approximately $1.6\mu s$.

1 state : $1/(2.45 \times 10^8) = 408 \mu s$

1 cycle : $408 \times 4(4 \text{ states}) = \text{Approx. } 1.6 \mu\text{s}$

Fig. 7-1 shows a block diagram of the main CPU. Registers consist of general-purpose registers, accumulator registers, and flag registers.




Fig. 7-1

7.1.2 Functions of Major Registers

1. Program counter (PC): 16 bits

Holds address of next instruction.

2. Stack pointer (SP): 16 bits

Holds address of the top of the stack memory in DRAM.

3. Index register (IX and IY): 16 bits

Used for index addressing.

4. Memory refresh register (R): 8 bits

Holds refresh address of DRAM. Lower seven bits are automatically incremented on execution of op code fetch cycle.

5. Interrupt page address register (I): 8 bits

Holds high-order 8 bits of the indirect address used for interrupt mode 2.

7.1.3 Timing

An instruction is normally executed in combination with one of the following three basic machine cycles:

- (1) Instruction op code fetch (MI cycle)
- (2) Memory read/write cycle
- (3) Input/output cycle
- * The relation between clock, state and machine cycle is as follows.
 - 1 state = 1 clock
 - 1 machine cycle = 3 to 6 states
 - 1 instruction cycle = 2 to 6 machine cycles

7.1.4 Interrupt Function

The NMI (non maskable interrupt) line of the main CPU cannot be used because it is always pulled up by resistor R94. Therefore, only the maskable interrupt INTR line is valid in this machine. The interrupt function operates in one of the following three modes:

- Mode 0: Executes the instruction (normally RST or CALL) read in MI (mode condition after reset).
- Mode 1: Saves the content of the program counter and automatically causes a branch to 0038H.
- Mode 2: Executes an indirect CALL instruction according to the content of the index registor and the data which has been read.
- * These interrupts may not be accepted when the BUAK signal is low. (I.C., that period when the CPU is keeping the bus open).

70008 Main CPU

1. Location: MAPLE board, 4A

2. Pin Assignments




Table 7-1 70008 MAIN CPU Pin Assignments

[CFO FIII Assignments
Pin No.	Signal Name	In/Out	Function
-5 30-40	ABO-15 (Address Bus)	Tri-state output active high	A 16-bit address bus which outputs a memory address or I/O device number. It outputs the lower 7 bit D-RAM address for memory refresh.
7–10 12–15	DB0-15 (Data Bus)	Tri-state input and output active high	An 8-bit data bus which is used for data transfer between memory or an I/O device and main CPU.
27	M ₁ (Machine Cycle one)	Output active low	A signal which indicates that the starting machine cycle is the OP code fetch cycle.
19	MRQ (Memory Request)	Tri-state output: active low	A signal which indicates that the address information required for the memory read/write is output on the address bus. It is also output during memory refresh for synchronization.

Pin No.	Signal Name	In/Out	Function
20	IORQ (Input/Output Request)	Tri-state output: active low	During MI cycle Occurs when the CPU acknowledges a maskable interrupt, the external device to put the interrupt response vector on the data bus. Other than during MI cycle Indicates that the I/O device number required for this I/O read/write is output on the address bus.
21	RD (Read)	Tri-state output: active low	A signal which indicates that the data bus is in the input state. Memory or I/O device puts data on the data bus in synchronization with this signal.
22	WR (Write)	Tri-state: active low	This signal indicates that the data bus is in the output state. The data to the I/O device or memory is put on the data bus in synchronization with this signal.
28	RF (Refresh)	Output: active low	This signal indicates, during MI cycle, that the dynamic RAM refresh address is output onto the lower seven bit lines of the address bus. Dynamic RAM reads the refresh address using the MREQ signal which is output together with the RFSH signal.
18	HALT (Halt State)	Output: active low	This signal indicates that CPU has HALTed as the result of a HALT instruction execution. The INT, NMI, or RESET signal is required to leave the HALT state. CPU repeats dynamic RAM refresh by executing a NOP instruction, even while in the HALTed state.
24	WAIT (Wait)	Input: active low	CPU remains in the WAIT state while this signal is active. A low speed memory or I/O device can be directly connected to CPU by using this signal. No memory refresh is performed during the WAIT state.

REV.-A

Pin No.	Signal Name	In/Out	Function
16	INTR (Interrupt Request)	Input: active low	An interrupt request signal. When this signal becomes active, CPU enters the interrupt processing program after the current instruction has been executed.
17	NMI (Non Maskable Interrupt)	Input-negative: edge triggered	A non-maskable interrupt request signal. When this signal becomes active, CPU jumps to address 0066(16) after the current instruction has been executed, regardless of whether interrupt is enabled or not. The NMI signal has a priority over the INT signal.
26	RS (Reset)	Input: active low	Resets CPU when active.
25	BURQ (Bus Request)	Input: active low	When active, this signal causes CPU to force the address bus (A ₀₋₁₅), data bus (D ₀₋₇), and tristate system control terminals (MREQ, IORQ, RD, and WD) in the high impedance state, freeing the external buses for another device. The BUSRQ signal has priority over the NMI signal.
23	BUAK (Bus Acknowledge)	Output: active low	When active, this signal indicates that CPU has forced the address bus, data bus, and tristate system control terminals in the high impedance state.
6	CLK (Clock)	Input	A 0/+5V single-phase clock signal

7.2 Slave CPU 6303

6303 is a 6800-series, 8-bit, C-MOS CPU. It incorporates a 4kB masked ROM which contains programs for controlling the microcassette tape drive, ROM capsule, V-RAM, LCD display unit, serial interface, and speaker. A mode six (Multiplexer Partial/Decode) is selected for the control operations. Stand-by and sleep modes, unique to 6303, are not used.




Fig. 7-2 6303 Slave CPU Functional Block Diagram

This computer uses a crystal oscillator for a 2.4576 MHz clock signal. The slave CPU operates with the 614.4 kHz system clock signal which is internally quartered from the primary frequency of 2.4576 MHz. The table opposite shows the port assignment.

Port	Assignment	
Port 1 Parallel I/O terminal		
Port 2	Serial I/O terminal	
Port 3 Address/data terminal		
Port 4 Address terminal		

Table 7-2

Slave CPU 6303

1. Location: MAPLE Board, 130

2. Pin Assignment




Table 7-3 6303 Slave CPU Pin Assignments

Pin No.	Signal Name	In/Out	Function
1	G	_	GND
2	X TAL	ln	Unused – reserved for exter- nal clock signal input.
3	EX TAL	ln	External clock signal input 2.4576 MHz
4	NMI	In	Unused – reserved for non- maskable interrupt input.
5	INTR	In	Interrupt request
6	RS	In	Reset signal
7	STB	In	Unused – reserved for Stand- by signal input.
8	P20	In	Microcassette tape read data (RDMC)
9	P21	Out	Microcassette tape write data (WD)
10	P22	In	Unused – reserved for operation mode setting.
11	P23	In	Serial interface receive data
12	P24	Out	Serial interface transmit data
13	P10	Out	Microcassette head pinch motor ON/OFF (HMT)

	Signal		
Pin No.	Name	In/Out	Function
14	P11	Out	Microcassette tape erase (ERAH)
15	P12	ln	Microcassette tape write enable (WE)
16	P13	ln	Microcassette tape head load/unload switch
17	P14	ln	Serial interface PIN signal
18	P15	Out	Serial interface POUT signal
19	P16	Out	Speaker output
20	P16	Out	Speaker power on/off
21	VC	ln	+5V (Circuit voltage)
22	A15	Out	Address bus
23	A14	Out	Address bus
24	A13	Out	Address bus
25	A12	Out	Address bus
26	A11	Out	Address bus
27	A10	Out	Address bus
28	A9	Out	Address bus
29	A8	Out	Address bus

Pin No.	Signal Name	In/Out	Function
30	DA7	In Out	Data address bus
31	DA6	In Out	Data address bus
32	DA5	In Out	Data address bus
33	DA4	In Out	Data address bus
34	DA3	In Out	Data address bus
35	DA2	In Out	Data address bus

Pin No.	Signal Name	In/Out	Function
36	DA1	In Out	Data address bus
37	DAO	In Out	Data address bus
38	R/W	Out	Read/Write
39	AS	Out	Address strobe
40	Ε	Out	ENABLE

7.3 Sub-CPU 7508

This is a 4-bit, C-MOS CPU which incorporates a masked ROM, timer, and serial interface, etc. This CPU is always backed up by the battery, regardless whether power is on or off, it provides the following control functions:

- 1. Power on/off (POWER switch and an associated program)
- 2. Keyboard scanning and auto-repeat
- 3. RESET switch
- 4. Temperature and battery voltage sensing
- 5. D-RAM refresh
- 6. Clock (calendar and alarm services)

The sub-CPU exchanges data with the main CPU in a bit-serial fashion via the gate array GAH40M. Fig. 7-3 is a functional block diagram of the sub-CPU. Table 7-4 lists the terminal signals and summarizes their functions.




Fig. 7-3

7508 (Sub-CPU)

1. Location: MAPLE Board, 2E

2. Pin Assignments




Table 7-4 7508 SUB-CPU Pin Assignments

Pin No.	Signal Name	In/Out	Function
1	× 2	In	Unused.
2	P20	Out	GAH40M SIOR access control – H: 7508, L: Main CPU
3	P21	Out	A-D converter 7001 Chip Select - mode switching between address data and A-D conversion.
4	P22	Out	Ready signal
5	P23	Out	A-D converter 7001 power on/off
6	P10	In	Key return 0
7	P11	In	Key return 1
8	P12	ln	Key return 2
9	P13	In	Key return 3
10	P30	Out	Key scan control
11	P31	Out	Key scan control
12	P32	Out	Key scan control
13	P33	Out	Key scan control
14	P70	Out	Power ON/OFF

Pin No.	Signal Name	In/Out	Function
15	P71	Out	Data write – prevents FF latches in gate array at power off.
16	P72	Out	Data write – D-RAM refresh control signal during power off.
17	P73	Out	Data CAS
18	RS	In	Reset signal input
19	CL1	In	Clock signal input
20	VC	In	+5V (Battery voltage: VB) terminal
22	CL2	ln	Clock signal input
23	POO/INTO	In	POWER switch
24	SCK	Out	Shift clock signal output – used for A-D conversion data/main CPU command read.
25	SO	Out	Serial data output
26	SI	In	Serial data output
27	P60	In	RESET switch
28	P61	In	Charge start detection
29	P62	In	Analog interface trigger input
30	P63	In	Test point
31	P50	In	Key return 4
32	P51	In	Key return 5
33	P52	In	Key return 6
34	P53	. In	Key return 7
35	P40	Out	Reset signal – initializes main CPU and slave CPU, etc. via GAH40.
36	P41	Out	Charge mode control – normal/trickle charge.
37	P42	Out	Auxiliary battery backup enable/disable control.
38	P43	Out	Interrupt to main CPU
39	G	ln	Ground terminal
40	X1	In	External clock signal input – 1 kHz

7.4 Gate Array GAH40D

GAH40D is the gate array for D-RAM control. It controls memory access and memory refresh. It also incorporates a clock frequency divisor which divides 9.8 MHz input to 4.9 MHz, 2.45 MHz, 32 KHz and 1 KHz of clock frequency. Fig. 7-4 shows an internal block of diagram of the GAH40D.




Fig. 7-4

The BANK 0/1 signal is provided from the gate array GAH40M. The main CPU sends this signal by writing bit 0 to I/O address 00. (0: bank 0, 1: bank 1) BK2 signal is provided from the option unit.

GAH40D

1. Location: MAPLE Board, 6A

2. Pin Assignment




Table 7-5 GAH40D Pin Assignments

Pin No.	Signal Name	In/Out	Function
1	N/C	-	Not used.
2	N/C	_	Not used.
3	AB12	In	Address bus 12
4	N/C	_	Not used.
5	AB 6	In	Address bus 6
6	AB 13	In	Address bus 13
7	AB 5	ln	Address bus 5
8	RST	In	Reset input from sub-CPU 7508. Whole reset signal \overline{RSQ} is generated from this signal.
9	DRA 2	Out	DRAM address 2 (10)
10	DRA 1	Out	DRAM address 1 (9)
11	AB 14	ln	Address bus 14
12	G	_	Ground

Pin No.	Signal Name	In/Out	Function
13	AB 4	In	Address bus 4
14	AB 15	In	Address bus 15
15	AB 3	In	Address bus 3
16	DRA 0	Out	DRAM address 0(8)
17	RAS1	Out	Low address stroke: RAS signal to RAS.
18	W1	Out	Write enable: WE signal to DRAM.
19	AB 2	In	Address bus 2
20	AB 1	In	Address bus 1
21	AB O	In	Address bus 0
22	N/C	_	Not used
23	N/C	_	Not used
24	N/C	_	Not used
25	RD	In	Read signal
26	CSROM	Out	IPL ROM chip select signal
27	MR	Out	Memory read signal
28	Z-INT	Out	Interrupt request signal to main CPU
29	Z-RF	In	Refresh signal from main CPU
30	VC	_	Circuit voltage (+5V)
31	HLTA	ln	Halt signal
32	M1	In	Indicates that main CPU is in machine cycle 1 (opcode fetch)
33	MRQ	In	Memory request signal
34	RSO	Out	System reset signal resets the whole machine.
35	DRA 3	Out	DRAM address 3 (11)
36	N/C	_	Not used
37	N/C	_	Not used
38	DRA 7	Out	DRAM address 7 (15)
39	N/C	_	Not used

Pin No.	Signal Name	In/Out	Function
40	RF	Out	Refresh signal for DRAM
41	DRA 4	Out	DRAM address 4 (12)
42	DRA 5	Out	DRAM address 5 (13)
43	DRA 6	Out	DRAM address 6 (14)
44	CAS1	Out	Column address strobe: CAS signal to DRAM
45	S-INT	In	Interrupt signal from gate array GAH40M. Generates Z-INT signal and causes an interrupt to main CPU.
46	BANK 1/0	In	Bank 0: Bank select signal from gate array GAH40M. Bank 0 at low level and IPL ROM is selected at AB15.
47	G	_	Ground
48	4.9 M	Out	Clock output gained by dividing 9.8 MHz clock. Supplied to SED1320.
49	9.8 M	In	Clock input of 9.8404 MHz
50	2.45 M	Out	Clock output by dividing 9.8 MHz clock into four. Clock for main CPU.
51	1KC	Out	Clock output by dividing 32 KHz clock to 32. Clock for sub-CPU 7508.
52	TEST	In	Test terminal. Normally kept low.
53	OFF	In	Initializes signal for the whole internal circuit. At high level, initializes all FFs. Hold 4.9 M, 2.45 M, CS ROM, RD and Z-INT at high level and others inactive. Outputs RSO.
54	32K	In	Basic clock input of 32.768 KHz. Generates 1 KC (Clock).
55	DW	In	Data write signal. W1 (write enable) control data supplied from sub-CPU 7508 when main CPU is on standby.
56	DCAS	In	Data CAS. CAS 1 control data supplied from sub-CPU 7508 when main CPU is standby.
57	N/C	_	Not used
58	N/C	_	Not used

Pin No.	Signal Name	In/Out	Function
59	N/C	_	Not used
60	N/C	_	Not used
61	N/C	_	Not used
62	N/C	_	Not used
63	N/C	_	Not used
64	BK2	In	DRAM select signal from option unit.
65	VC	_	Circuit voltage (+5V)
66	AB 10	In	Address bus 10
67	AB 9	In	Address bus 9
68	AB8	In	Address bus 8
69	AB 11	In	Address bus 11
70	AB 7	ln	Address bus 7

7.5 Gate Array GAH40M (E01031AA)

This gate array incorporates the following functional blocks; the operation is controlled by the Z80 main CPU.




Fig. 7-5

As shown in Fig. 7-5, this gate array includes the address decoder, the 7508 interface, an interrupt controller, a timer and baud rate generator, and I/O ports for the RS-232C and the LED display.

Table 7-6

	l al
	Write
00 (CTLR1
7	BRG 3 Baud rate generator select 3 timer
6	BRG 2 Baud rate generator select 2 timer
5	BRG 1 Baud rate generator select 1 timer
4	BRG 0 Baud rate generator select 0 timer
3	SWBCD Barcode reader switch timer
2	BCD1 (μp) Barcode mode select 1 timer
1	BCK0 (down) Barcode mode select 0 timer
0	BANKO Bank switching
01 (CMDR
7	
6	
5	
4	
3	
2	1: reset OVF(Pulse) timer
1	1: reset RDYSIOFF(Pulse) SIQ
0	1: set RDYSIOFF (Pulse) SIQ
02 (CTLR2
7	
6	
5	AUX External auxiliary output
4	INHRS Inhibit RS-232C RS232
3	SWRS RS-232C switch RS232
2	LED2 LED
1	LED1 LED
0	LEDO LED
03	

	Read			
00 1	00 ICLR · C			
7	ICR7			
6	ICR6			
5	ICR5			
4	ICR4			
3	ICR3			
2	ICR2			
1	ICR1			
0	ICRO			
01 I	CRH · C			
7	ICR15			
6	ICR14			
5	ICR13			
4	ICR12			
3	ICR11			
2	ICR10			
1	ICR9			
0	ICR8			
02 I	CRL · B			
7	ICR7			
6	ICR6			
5	ICR5			
4	ICR4			
3	ICR3			
2	ICR2			
1	ICR1			
0	ICRO			
03 1	CRH · B			
7	ICR15			
6	ICR14			
5	ICR13			
4	ICR12			
3	ICR11			
2	ICR10			
1	ICR9			
0	ICR8			

	Write
04 1	ER
7	
6	
5	IER5 (INTEXT enable)
4	IER4 (INTOVF enable)
3	IER3 (INTICF enable)
2	IER2 (INT 6303 enable)
1	IER1 (INT 82C51 enable)
0	IERO (INT 7508 enable)
05	
06 9	SIOR
7	SIO 7
6	SIO 6
5	SIO 5
4	SIO 4
3	SIO 3
2	SIO 2
1	SIO 1
0	SIO 0
07	

	Read			
04 1	04 ISR			
7	0			
6	0			
5	INT 5 (INTEXT)	External inter	rupt	
4	INT 4 (OVF)	Overflow flag	timer	
3	INT 3 (ICF)	Input capture	flag timer	
2	INT 2 (INT 6303)	6303 interrup	ot	
①	INT 1 (INT 82C51)	82C51 interre	upt	
0	INTO (INT7508)	7:	508 interrupt	
05 8	STR			
7				
6				
5				
4				
3	RDYSIO	SIO ready	SIO	
2	RDY	ready	SIO	
1	BRDT	Barcode read	er data timer	
0	BANKO	BANKO		
06 8	SIOR			
7	SIO 7			
6	SIO 6			
5	SIO 5			
4	SIO 4			
3	SIO 3			
2	SIO 2			
1	SIO 1			
0	SIO 0			
07			During interrupt	
			1	
			1	
			1	
			1	
			Vect 2	
	Interrup	t vectoring	Vect 1	
			Vect	

(1) Address Decoder

The address decoder performs each register specification, chip select signal output control of 82C51 (2C) and SED1320 (7C), decoding of I/O read/write signals, etc.




Fig. 7-6

As shown in Figure 7-6, the main CPU can directly select internal registers via four address lines. The CS signals of the 82C51 and SED1320 are also controlled by the I/O address decoder via this registers.

(2) Interrupt Controller

Fig. 7-7 shows six kinds of interrupt input, two of which are used for internal timer interrupt. Priority and vector addresses are assigned to each interrupt signal as shown in the table below.

Table 7-7 Priority and Vector Addresses

Prior- ity	Signal Name	Description	Interrupt vector D7 6 5 4 3 2 1 0	Corresponding mask IER (04)	Corresponding status ISR (04)
Low	ĪNT5	(INTEXT) External pin: request from external expansion board	11111010	IER5	ISR5
	INT4	(OVF) Inside: FRC overflow	11111000	IER4	ISR4
	INT3	(ICF) Inside: ICR bar code trigger	11110110	IER3	ISR3
	INT2	(INT6303) External pin: request from 6303	11110100	IER2	ISR2
	INT1	(INT82C51) External pin: request from 82C51	11110010	IER1	ISR1
High	ĪNTO	(INT7508) External pin: request from 7508	11110000	IERO	ISRO




Fig. 7-7

This interrupt controller controls each interrupt acknowledge and mask operation at bit setting for IER. When an interrupt occurs, a vector address is output on the data bus.

(3) Timer and baud rate generator

An 2.4576 MHz clock supplied from the outside is divided into a basic clock of 614.4 KHz (1.6276 μ sec) which operates the free running counter (FRC). FRC is a counter of 16 bits; the low-order, 8 bit output of the FRC Cover is also used for the RS-232C transmit/ receive clock.




Fig. 7-8

When reading the content of FRC, it is necessary to latch the content to ICR (Input Capture Register) by reading address 00H. Because the counter consists of 16 bits, address 00H (low-order 8 bits) and 0IH (high-order 8 bits) must be read separately.

Bits 1 and 2, set to the control register, combined with input data cause a trigger signal from BRDT; this signal allows data going to ICR from FRC to be latched.

(4) 7508 interface

The 7508 interface contains the circuitry for handshaking between the parallel-serial converting register on the main CPU and 7508.




Fig. 7-9

Handshaking is performed in the internal flip-flop. When it is set, it means that the main CPU can access SIOR. When it is reset, it means that an interrupt signal is sent to the 7508 and the command set at SIOR is read by the 7508. The internal flip-flop is controlled by bits 0 and 1 of address OIH.

After the R/W operation to/from SIOR is completed, the set status must be changed by writing to address OIH.

Table 7-8

Address OIH Bit 1	Reset RDYSI0	The main CPU sets a command to SIOR and requests processing to 7508.
Address OIH Bit O	Set RDYSI0	The power is turned on and access to 7508 is completed.

(5) I/O port


Power supply for the RS-232C, memory bank switching, and LED display on keyboard are controlled through the I/O port.

(RS-232C)

Fig. 7-10 controls power increases


The bits 3 and 4 of I/O address 02H.

 $\pm 8V$ output is controlled by the INHRS signal, and is performed in order to inhibit output voltage on the line during saturation time.



(Bank switch)

The address space of the main CPU can be changed using bit 0 of I/O address 00H as shown below.




(LED display)

ON/OFF operation of shift mode LED on the keyboard is controlled using bits 0 to 2 of address 02H. (Bit ON drives the corresponding LED.)

GAH40M

1. Location: MAPLE Board, 4C

2. Pin assignments



Note: Pins 25 and 59 are cut.

Table 7-9 GAH40M Pin Assignments

Table 7-3 dari-town in Assignments				
Pin No.	Signal Name	In/Out	Function	
1	DB6	In/Out	Data bus 6	
2	DB1	In/Out	Data bus 1	
3	ĪR	Out	Indicates that data is being output according to main CPU instruction (RS-232C → main CPU).	
4	DB 0	In/Out	Data bus 0	
5	DB 2	In/Out	Data bus 2	
6	CSOE	Out	SED1320 chip select signal	
7	RS	In	Reset input: Supplied from GAH40D.	
8	ĪW	Out	Indicates that data is being input according to main CPU instruction (main CPU → RS-232C).	
9	N/C	_	Not used.	
10	TXC	Out	Baud rate control clock (for RS-232C).	

Pin No.	Signal Name	In/Out	Function
11	ĪNTO	In	Sub-CPU 7508 interrupt signal
12	SWBCD	Out	Barcode power supply (+5V) switching signal
13	RXC	Out	Clock which controls receive character synchronization (RS-232C).
14	BCD	In	Bar code read data
15	CSIO	In	HIGH: Indicates that sub-CPU 7508 can access SIOR. LOW: Indicates that main CPU can read/write.
16	SI	In	Serial data input from sub-CPU 7508.
17	SO	Out	Serial data output to sub-CPU 7508.
18	S-INT	Out	Interrupt signal to main CPU. Gives an interrupt via GAH40D (Z-INT signal).
19	DB 5	In/Out	Data bus 5
20	DB 3	In/Out	Data bus 3
21	N/C	_	Not used.
22	N/C	_	Not used.
23	N/C	_	Not used.
24	N/C	_	Not used.
25	N/C	_	Not used.
26	SWRS	Out	Switching signal for RS-232C power supply
27	INHRS	Out	Controls output voltage during power saturation time of RS-232C.
28	OFF	In	Power off. To prevent latch-up by isolating output in high impedance.
29	G	_	Ground
30	TEST	In	Test terminal. Normally kept low level.
31	N/C	_	Not used.
32	AUX	Out	RS-232C transmit/receive line control

Pin No.	Signal Name	In/Out	Function
33	INT 1	ln	Serial controller 82C51 interrupt signal
34	INT 5	ln	Interrupt signal from option unit
35	N/C	_	Not used.
36	SCK	ln	Data transmit/receive shift clock against SIOR register. Provided from sub-CPU 7508.
37	INT 2	In	RS-232C CD signal interrupt signal
38	RD	. In	Read signal: Synchronized to AND of IORQ. Outputs data on data bus.
39	AB 1	ln	Address bus 1
40	WR	ln	Write signal: Synchronized to AND of IORQ. Outputs data on data bus.
41	INTS	Out	Interrupt signal to sub-CPU 7508
42	AB O	In	Address bus 0
43	RDY	ln	Ready signal of sub-CPU
44	LED 2	Out	Lamp control signal of LED on keyboard (lowest of the three)
45	AB 7	ln	Address bus 7
46	LED 1	Out	Lamp control signal of LED on keyboard (highest of the three)
47	LED O	Out	Lamp control signal of LED on keyboard (center of the three)
48	ĪORQ	ln	Main CPU in MI cycle: Request to output interrupt response vector on data bus.
49	AB 2	In	Address bus 2
50	CSOC	Out	Serial controller 82C51 chip select signal.
51	BANKO/1	Out	Bank select signal
52	M1	ln	Main CPU in machine cycle 1: Interrupt response vector is read to main CPU by AND operation with IORQ.
53	N/C	_	Not used.

Pin No.	Signal Name	In/Out	Function
54	N/C	-	Not used.
55	N/C	-	Not used.
56	DB 4	In/Out	Data bus 4
57	AB 7	In	Address bus 27
58	DB 7	In/Out	Data bus.
59	2.45	ln	2.45 MHz clock on which timer and baud rate generator are based.
60	VC	_	Circuit voltage (+5V)

7.6 Gate Array GAH40S

Gate array GAH40S, which is controlled by the 6303 slave CPU, in turn controls the microcassette tape drive, LCD controller, and ROM capsule. It consists of three segments: an address decoder, a microcassette tape drive interface, and a P-ROM interface. Figs. 7-12 through 7-14 are functional block diagrams of these blocks.

(1) Address decoder block




Fig. 7-12 Address decoder block diagram

(2) P-ROM interface block




Fig. 7-13 P-ROM Interface Block Diagram

(3) Microcassette tape drive interface block





Fig. 7-14 Microcassette Tape Drive Interface Block Diagram

GAH40S

- Location: MAPLE Board, 13E
 Pin assignments



Note: Pins 25, 27 are cut.

Table 7-10 GAH40S Pin Assignments

Pin No.	Signal Name	In/Out	Function
1	PRA 12	Out	PROM address 12
2	PRA 14	Out	PROM address 14
3	PRA 7	Out	PROM address 7
4	PRA 13	Out	PROM address 13
5	PRA 6	Out	PROM address 6
6	PRA 8	Out	PROM address 8
7	PRA 11	Out	PROM address 11
8	PRA 4	Out	PROM address 4
9	PRA 9	Out	PROM address 9
10	PRA 5	Out	PROM address 5
11	PRA 10	Out	PROM address 10
12	PRA 3	Out	PROM address 3
13	PRA 2	Out	PROM address 2

14 CSP1 Out PROM chip select. 15 PRD 0 In PROM data 0 16 CSP0 Out Chip select 17 PRD 7 In PROM data 7 18 PRA 1 Out PROM data 7 19 PRA 0 Out PROM address 0 20 PRD 6 In PROM data 6 21 PRD 1 In PROM data 1 22 PRD 4 In PROM data 4 23 PRD 3 In PROM data 3 24 PRD 2 In PROM data 3 24 PRD 5 In PRD data 5 26 MTDA Out Microcassette drive motor control signal A 27 MTDB Out Microcassette drive motor control signal B 28 MTDC Out Microcassette drive motor control signal C 29 G - Ground 30 N/C - Not used 31 SWMCT Out <th>Pin No.</th> <th>Signal Name</th> <th>In/Out</th> <th>Function</th>	Pin No.	Signal Name	In/Out	Function
16	14	CSP 1	Out	PROM chip select.
17	15	PRD 0	In	PROM data 0
18	16	CSP 0	Out	Chip select
19 PRA 0 Out PROM address 0 20 PRD 6 In PROM data 6 21 PRD 1 In PROM data 1 22 PRD 1 In PROM data 4 23 PRD 3 In PROM data 3 24 PRD 2 In PROM data 2 25 PRD 5 In PRD data 5 26 MTDA Out Microcassette drive motor control signal A 27 MTDB Out Microcassette drive motor control signal B 28 MTDC Out Microcassette drive motor control signal C 29 G — Ground 30 N/C — Not used 31 SWMCT Out Microcassette power switch 32 CNTR In Counter signal from microcassette 33 RDMC In Microcassette read data 34 CSLV Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. 35 N/C — <td>17</td> <td>PRD 7</td> <td>In</td> <td>PROM data 7</td>	17	PRD 7	In	PROM data 7
PRD 6	18	PRA 1	Out	PROM address 1
21 PRD 1 In PROM data 1 22 PRD 4 In PROM data 4 23 PRD 3 In PROM data 3 24 PRD 2 In PROM data 2 25 PRD 5 In PRD data 5 26 MTDA Out Microcassette drive motor control signal A 27 MTDB Out Microcassette drive motor control signal B 28 MTDC Out Microcassette drive motor control signal C 29 G - Ground 30 N/C - Not used 31 SWMCT Out Microcassette power switch 32 CNTR In Counter signal from microcassette 33 RDMC In Microcassette read data 34 CSLV Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. 35 N/C - Not used. 36 CSLC Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified.	19	PRA 0	Out	PROM address 0
22 PRD 4 In PROM data 4 23 PRD 3 In PROM data 3 24 PRD 2 In PROM data 2 25 PRD 5 In PRD data 5 26 MTDA Out Microcassette drive motor control signal A 27 MTDB Out Microcassette drive motor control signal B 28 MTDC Out Microcassette drive motor control signal C 29 G - Ground 30 N/C - Not used 31 SWMCT Out Microcassette power switch 32 CNTR In Counter signal from microcassette 33 RDMC In Microcassette read data 34 CSLV Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. 35 N/C - Not used. 36 CSLC Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. 37 AB15 In Slave CPU address 15<	20	PRD 6	In	PROM data 6
23 PRD 3 In PROM data 3 24 PRD 2 In PROM data 2 25 PRD 5 In PRD data 5 26 MTDA Out Microcassette drive motor control signal A 27 MTDB Out Microcassette drive motor control signal B 28 MTDC Out Microcassette drive motor control signal C 29 G - Ground 30 N/C - Not used 31 SWMCT Out Microcassette power switch 32 CNTR In Counter signal from microcassette 33 RDMC In Microcassette read data 34 CSLV Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. 35 N/C - Not used. 36 CSLC Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. 37 AB15 In Slave CPU address 15 38 AB14 In Slave CPU add	21	PRD 1	In	PROM data 1
24 PRD 2 In PROM data 2 25 PRD 5 In PRD data 5 26 MTDA Out Microcassette drive motor control signal A 27 MTDB Out Microcassette drive motor control signal B 28 MTDC Out Microcassette drive motor control signal C 29 G - Ground 30 N/C - Not used 31 SWMCT Out Microcassette power switch 32 CNTR In Counter signal from microcassette 33 RDMC In Microcassette read data 34 CSLV Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. 35 N/C - Not used. 36 CSLC Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. 37 AB15 In Slave CPU address 15 38 AB14 In Slave CPU address 15	22	PRD 4	In	PROM data 4
25 PRD 5 In PRD data 5 26 MTDA Out Microcassette drive motor control signal A 27 MTDB Out Microcassette drive motor control signal B 28 MTDC Out Microcassette drive motor control signal C 29 G - Ground 30 N/C - Not used 31 SWMCT Out Microcassette power switch 32 CNTR In Counter signal from microcassette 33 RDMC In Microcassette read data 34 CSLV Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. 35 N/C - Not used. 36 CSLC Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. 37 AB15 In Slave CPU address 15	23	PRD 3	In	PROM data 3
MTDA Out Microcassette drive motor control signal A MTDB Out Microcassette drive motor control signal B MTDC Out Microcassette drive motor control signal C Ground N/C - Ground Not used N/C - Not used CNTR In Counter signal from microcassette RDMC In Microcassette read data CSLV Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. N/C - Not used. CSLC Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. AB15 In Slave CPU address 15	24	PRD 2	In	PROM data 2
MTDB Out Microcassette drive motor control signal B MTDC Out Microcassette drive motor control signal C Ground Not used N/C - Not used CNTR In Counter signal from microcassette RDMC In Microcassette read data CSLV Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. Not used. Not used. SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. AB15 In Slave CPU address 15	25	PRD 5	ln	PRD data 5
28 MTDC Out Microcassette drive motor control signal C 29 G - Ground 30 N/C - Not used 31 SWMCT Out Microcassette power switch 32 CNTR In Counter signal from microcassette 33 RDMC In Microcassette read data 34 CSLV Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. 35 N/C - Not used. 36 CSLC Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. 37 AB15 In Slave CPU address 15	26	MTDA	Out	Microcassette drive motor control signal A
29 G - Ground 30 N/C - Not used 31 SWMCT Out Microcassette power switch 32 CNTR In Counter signal from microcassette 33 RDMC In Microcassette read data 34 CSLV Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. 35 N/C - Not used. 36 CSLC Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. 37 AB15 In Slave CPU address 15 38 AB14 In Slave CPU address 15	27	MTDB	Out	Microcassette drive motor control signal B
30 N/C - Not used 31 SWMCT Out Microcassette power switch 32 CNTR In Counter signal from microcassette 33 RDMC In Microcassette read data 34 CSLV Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. 35 N/C - Not used. 36 CSLC Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. 37 AB15 In Slave CPU address 15 38 AB14 In Slave CPU address 15	28	MTDC	Out	Microcassette drive motor control signal C
31 SWMCT Out Microcassette power switch 32 CNTR In Counter signal from microcassette 33 RDMC In Microcassette read data 34 CSLV Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. 35 N/C - Not used. 36 CSLC Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. 37 AB15 In Slave CPU address 15 38 AB14 In Slave CPU address 15	29	G	_	Ground
32 CNTR In Counter signal from microcassette 33 RDMC In Microcassette read data 34 CSLV Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. 35 N/C - Not used. 36 CSLC Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. 37 AB15 In Slave CPU address 15 38 AB14 In Slave CPU address 15	30	N/C	_	Not used
33 RDMC In Microcassette read data 34 \overline{CSLV} Out SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. 35 N/C - Not used. 36 \overline{CSLC} Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. 37 AB15 In Slave CPU address 15 38 AB14 In Slave CPU address 15	31	SWMCT	Out	Microcassette power switch
34	32	CNTR	ln	Counter signal from microcassette
vel when addresses 8000 to BFFF are specified. Not used. CSLC Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. AB15 In Slave CPU address 15 AB14 In Slave CPU address 15	33	RDMC	ln	Microcassette read data
36 CSLC Out SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. 37 AB15 In Slave CPU address 15 38 AB14 In Slave CPU address 15	34	CSLV	Out	vel when addresses 8000 to BFFF are speci-
level when addresses 0024 to 0027 are specified. 37 AB15 In Slave CPU address 15 38 AB14 In Slave CPU address 15	35	N/C	_	Not used.
38 AB14 In Slave CPU address 15	36	CSLC	Out	level when addresses 0024 to 0027 are spe-
	37	AB15	In	Slave CPU address 15
39 N/C – Not used.	38	AB14	In	Slave CPU address 15
	39	N/C	_	Not used.

REV.-A

Pin No.	Signal Name	In/Out	Function
40	N/C	_	Not used.
41	DA 0	In/Out	Slave CPU address data bus 0
42	DA 4	In/Out	Slave CPU address data bus 4
43	DA 5	In/Out	Slave CPU address data bus 5
44	DA 6	In/Out	Slave CPU address data bus 6
45	DA 1	In/Out	Slave CPU address data bus 1
46	DA 7	In/Out	Slave CPU address data bus 7
47	DA 3	In/Out	Slave CPU address data bus 3
48	DA 2	In/Out	Slave CPU address data bus 2
49	E	ln	Enable signal from slave CPU 6303
50	N/C	_	Not used.
51	SWPR	Out	PROM power switch
52	TEST	_	Test terminal. Normally kept low.
53	R/W	In	Read/write signal from slave CPU 6303
54	SINT	In	Interrupt signal from SED 1320
55	AS	Out	Address strobe signal from slave CPU 6303
56	PRD	Out	AND output from RDMC input and SMMC. Outputs RDMC input to terminal when SWMC is high.
57	N/C		Not used.
58	RS	In	Reset signal
59	ĪRQ0	Out	Interrupt request signal to slave CPU
60	VC	_	Circuit voltage (+5V)

7.7 A-D Converter μ PD7001

The μ PD7001 is an 8-bit, C-MOS serial output, analog-to-digital converter which incorporates a 4-channel analog input multiplexer. In this computer, the reference voltage is set to +2.0V, providing an effective resolution of the upper six bits. The LSB corresponds to approximately 0.03V. It employs a sequential comparison A-D conversion method, and requires a conversion time of 140μ s.

The computer assigns the analog input channels for battery voltage sensing, temperature sensing, barcode data input, and external analog signal input. Fig. 7-15 is a functional block diagram and Fig. 7-16 outlines the timing relationships among the operating signals.




Fig. 7-15 A-D Converter μ PD7001 Block Diagram

Timing chart




Fig. 7-16 A-D Converter Operation Timing Chart

μPD7001

1. Location: MAPLE Board, 1D

2. Pin Assignments




Table 7-11 $\,\mu\text{PD}$ 7001 Pin Assignments

Pin No.	Signal Name	In/Out	Function
1	End of Conversion (EOC)	Open drain – output	High impedance while $\overline{\text{CS}}$ is low, returns low when A – D conversion ends.
2	Data Latch (DL)	In	Latches the multiplexer address in the shift register at its falling edge.
3	Serial Input (SI)	ln	Terminal which provides multiplexer address to be read to the shift register. The serial input data is read at the rising edge of the SCK signal.
4	Serial Clock (SCK)	ln	Controls the shift operation of the 9-bit interface shift register.
6	Chip Select (CS)	In	Controls μ PD7001's internal modes. When \overline{CS} is high: A-D conversion mode When \overline{CS} is low: Interface mode – DL, SI, \overline{SCK} , and SO, etc. have been strobed with \overline{CS} . All the terminals are disabled while \overline{CS} is high.
7	Clock (CL ₀)	For connection of clock oscillation CR	
8	Clock (CL ₁)	For connection of clock oscillation CR	
9	— (Vss)	Externally connect to the GND and analogue GND terminals	
10~13	Analogue input $(A_0 \sim A_3)$	Analogue input pin	
14	Analogue (GND)	Ground pin for analogue input and reference input	
15	Reference input (V _{REF})	Used for full scale voltage setting. Supply voltage of about +2.5V.	
16	Power supply (Vcc)	Power supply pin (+5V)	

7.8 Serial Controller 82C51

The 82C51 controls serial data transfers between the RS-232C interface and the option unit. Its operation modes vary speed of tronsfer, parity, and character length, etc., modes are controlled by a control word which is written in the 82C51 by the main CPU. Data are transferred one byte at a time. The transmit and receive clock signals are supplied from the gate array GAH40M. Figure 7-17 is a block diagram illustrating 82C51 signal flow to and from external connectors.




Fig. 7-17 82C51 Serial Controller Block Diagram

The signals to the RS-232C interface are converted to the \pm 8V (RS-232C) levels between 82C51 and the interface. The Carrier Detect (CD) signal, which is not included in the above block diagram, is connected to the interrupt port of GAH40M to interrupt the main CPU.

The 82C51 itself can support both synchronous mode (BI-SYNC) and asynchronous mode (Start-Stop system: includes start/stop bits); however, in this CPU, TXE and SYNDET/BD are not connected for SYNC character control signals.

When an asynchronous system is used, processing on the SYNC character, etc. needs to be supported by the application software.

The 82C51 cannot simultaneously process transmit/receive data to and from the RS-232C interface and option unit. Thus, the GAH40M AUX signal is provided to allow an external control for enabling and disabling the RS-232C transmit/receive lines.

REV.-A

82C51

1. Location: MAPLE Board, 13E

This is a serial interface, CPU-programmable, USART chip which can provide full-duplex communications.

3. Pin Assignments




Table 7-12 82C51 Pin Assignments

Pin No.	Signal Name	Signal direction	Meaning
1	D2	In/Out	Data bus 2
2	D3	In/Out	Data bus 3
3	RXD	In	Receive data (from RS-232C interface or optionl unit)
4	GND	_	Circuit ground
5	D4	In/Out	Data bus 4
6	D5	In/Out	Data bus 5
7	D6	In/Out	Data bus 6
8	D7	In/Out	Data bus 7
9	TXC	In/Out	Data bus 7
10	WR	In	Transmitter clock
11	CS	In	Chip select
12	CD	In	Command/data
13	RD	In	Read signal (from 82C51 to data bus)

Pin No.	Signal Name	Signal Direction	Meaning
14	RX RDY	Out	This is a CPU-programmable USART chip which is a serial interface, capable of providing full-duplex communications.
15	N/C	_	Not used.
16	N/C	_	Not used.
17	CTS	In	Clear to send
18	N/C	_	Not used.
19	TXD	Out	Transmit data
20	CLK	In _.	2.45M Hz clock
21	RS	In	Reset
22	DSR	In	Data set ready
23	RTS	Out	Request to send
24	DTR	Out	Data terminal ready
25	RXC	In	Receiver clock
26	VC	In	Circuit voltage (+5V)
27	DO		Data 0
28	D1		Data 1

7.9 SED1120 (LCD Driver)

SED1120 is the X driver of the LCD. It converts serially transmitted data to parallel data in 4-bit units and outputs drive signals to 64 segments. The internal diagram is shown in Fig. 7-18. The drive level voltage may vary according to data received via DINs 0 to 3.




Fig. 7-18

SED1120

- 1. Location: LCD Board, X1 X8
- 2. Pin Assignments
- 3. Pin Assignments




Table 7-13 SED1120 Assignments

Pin No.	Signal Name	In/Out	Function
1	S27	Out	LCD drive segment output 27
2	S26	Out	LCD drive segment output 26
3	S25	Out	LCD drive segment output 25
4	S24	Out	LCD drive segment output 24
5	S23	Out	LCD drive segment output 23
6	S22	Out	LCD drive segment output 22
7	S21	Out	LCD drive segment output 21
8	S20	Out	LCD drive segment output 20
9	S19	Out	LCD drive segment output 19
10	S18	Out	LCD drive segment output 18
11	S17	Out	LCD drive segment output 17
12	S16	Out	LCD drive segment output 16
13	S15	Out	LCD drive segment output 15

REV.-A

Pin No.	Signal Name	In/Out	Function
14	S14	Out	LCD drive segment output 14
15	S13	Out	LCD drive segment output 13
16	S12	Out	LCD drive segment output 12
17	S11	Out	LCD drive segment output 11
18	S10	Out	LCD drive segment output 10
19	S9	Out	LCD drive segment output 9
20	S8	Out	LCD drive segment output 8
21	S 7	Out	LCD drive segment output 7
22	S6	Out	LCD drive segment output 6
23	S5	Out	LCD drive segment output 5
24	S4	Out	LCD drive segment output 4
25	S3	Out	LCD drive segment output 3
26	S2	Out	LCD drive segment output 2
27	S1	Out	LCD drive segment output 1
28	SO	Out	LCD drive segment output 0
29	EO	_	Not used.
30	D3	In	Serial data 3
31	D2	In	Serial data 2
32	D1	In	Serial data 1
33	DO	In	Serial data 0
34	XSCL	In	Transmission clock signal input terminal
35	LP	Latch pulse	
36	FR	Frame signal	
37	S32	Out	LCD drive segment output 32
38	S33	Out	LCD drive segment output 33
39	S34	Out	LCD drive segment output 34
40	S35	Out	LCD drive segment output 35
41	S36	Out	LCD drive segment output 36

Pin No.	Signal Name	In/Out	Function
42	S37	Out	LCD drive segment output 37
43	S38	Out	LCD drive segment output 38
44	S39	Out	LCD drive segment output 39
45	S40	Out	LCD drive segment output 40
46	S41	Out	LCD drive segment output 41
47	S42	Out	LCD drive segment output 42
48	S43	Out	LCD drive segment output 43
49	S44	Out	LCD drive segment output 44
50	S45	Out	LCD drive segment output 45
51	S46	Out	LCD drive segment output 46
52	S47	Out	LCD drive segment output 47
53	S48	Out	LCD drive segment output 48
54	S49	Out	LCD drive segment output 49
55	S50	Out	LCD drive segment output 50
56	S51	Out	LCD drive segment output 51
57	S52	Out	LCD drive segment output 52
58	S53	Out	LCD drive segment output 53
59	S54	Out	LCD drive segment output 54
60	S55	Out	LCD drive segment output 55
61	S56	Out	LCD drive segment output 56
62	S57	Out	LCD drive segment output 57
63	S58	Out	LCD drive segment output 58
64	S59	Out	LCD drive segment output 59
65	S60	Out	LCD drive segment output 60
66	S61	Out	LCD drive segment output 61
67	S62	Out	LCD drive segment output 62
68	S63	Out	LCD drive segment output 63
69	VL5	ln	LCD drive voltage

REV.-A

Pin No.	Signal Name	In/Out	Function
70	VL2	IN	LCD drive voltage
71	VL3	In	LCD drive voltage
72	VLG	In	Ground
73	VDD	In	+5V (Logic circuit voltage supply)
74	TEST	_	Unused.
75	E 1	In	Enable input (corresponding to Chip Select)
76	XECL	In	Enable transfer clock signal
77	S31	In	LCD drive segment output 31
78	S30	In	LCD drive segment output 30
79	S29	In	LCD drive segment output 29
80	S28	ln	LCD drive segment output 28

7.10 SED1130

SED1130 is a Y-driver of the LCD display. It converts transferred data from serial to parallel, and provides drive signals for the 64 horizontal lines.




Fig. 7-19

REV.-A

On Y drive lines, data transferred in serial is included in the shift register bit by bit according to YSCL signals (shift clock). Then, Y drive signals corresponding to these data are output. Data transfer timing is shown in Fig. 7-20.




Fig. 7-20

When a YSCL signal is output, DIN is included in the internal shift register, an LP signal latches the content of the shift register, and the latched data is output on the Y drive line.

SED1130

1. Location: MAPLE Board, Y1

2. Pin Assignments




Table 7-14 SED1130 Pin Assignments

Pin No.	Signal Name	In/Out	Function	
1	COM 31	Out	LCD drive common output 31	
2	COM 30	Out	LCD drive common output 30	
3	COM 29	Out	LCD drive common output 29	
4	COM 28	Out	LCD drive common output 28	
5	COM 27	Out	LCD drive common output 27	
6	COM 26	Out	LCD drive common output 26	
7	COM 25	Out	LCD drive common output 25	
8	COM 24	Out	LCD drive common output 24	
9	COM 23	Out	LCD drive common output 23	
10	COM 22	Out	LCD drive common output 22	
11	COM 21	Out	LCD drive common output 21	
12	COM 20	Out	LCD drive common output 20	
13	COM 19	Out	LCD drive common output 19	

REV.-A

Pin No.	Signal Name	In/Out	Function
14	COM 18	Out	LCD drive common output 18
15	COM 17	Out	LCD drive common output 17
16	COM 16	Out	LCD drive common output 16
17	COM 15	Out	LCD drive common output 15
18	COM 14	Out	LCD drive common output 14
19	COM 13	Out	LCD drive common output 13
20	COM 12	Out	LCD drive common output 12
21	COM 11	Out	LCD drive common output 11
22	COM 10	Out	LCD drive common output 10
23	СОМ 9	Out	LCD drive common output 9
24	COM 8	Out	LCD drive common output 8
25	COM 7	Out	LCD drive common output 7
26	сом 6	Out	LCD drive common output 6
27	COM 5	Out	LCD drive common output 5
28	COM 4	Out	LCD drive common output 4
29	сом з	Out	LCD drive common output 3
30	COM 2	Out	LCD drive common output 2
31	COM 1	Out	LCD drive common output 1
32	сом о	Out	LCD drive common output 0
33	COM 32	Out	LCD drive common output 32
34	COM 33	Out	LCD drive common output 33
35	COM 34	Out	LCD drive common output 34
36	COM 35	Out	LCD drive common output 35
37	COM 36	Out	LCD drive common output 36
38	COM 37	Out	LCD drive common output 37
39	COM 38	Out	LCD drive common output 38
40	COM 39	Out	LCD drive common output 39
41	COM 40	Out	LCD drive common output 40

Pin No.	Signal Name	In/Out	Function
42	COM 41	Out	LCD drive common output 41
43	COM 42	Out	LCD drive common output 42
44	COM 43	Out	LCD drive common output 43
45	COM 44	Out	LCD drive common output 44
46	COM 45	Out	LCD drive common output 45
47	COM 46	Out	LCD drive common output 46
48	COM 47	Out	LCD drive common output 47
49	COM 48	Out	LCD drive common output 48
50	COM 49	Out	LCD drive common output 49
51	COM 50	Out	LCD drive common output 50
52	COM 51	OUT	LCD drive common output 51
53	COM 52	OUT	LCD drive common output 52
54	COM 53	Out	LCD drive common output 53
55	COM 54	Out	LCD drive common output 54
56	COM 55	Out	LCD drive common output 55
57	COM 56	Out	LCD drive common output 56
58	COM 57	Out	LCD drive common output 57
59	COM 58	Out	LCD drive common output 58
60	COM 59	Out	LCD drive common output 59
61	COM 60	Out	LCD drive common output 60
62	COM 61	Out	LCD drive common output 61
63	COM 62	Out	LCD drive common output 62
64	COM 63	Out	LCD drive common output 63
65	D Out	_	Unused
66	VL5	In	LCD drive voltage
67	VL4	In	LCD drive voltage
68	VL3	In	LCD drive voltage
69	VR1	In	LCD drive voltage

REV.-A

Pin No.	Signal Name	In/Out	Function
70	VR2	ln	LCD drive voltage
71	VL2	In	LCD drive voltage
72	VL1	ln	LCD drive voltage
73	VLG	ln	Ground
74	VDD	ln	+5V (Logic circuit voltage supply)
75	YSPU	In	Low impedance drive input – Normally high. When low, the externally connected resistor parallels the internal impedance, lowering the total impedance through which the line can be driven at the divided LCD voltages (VL1 – 5).
76	YDIN	ln	Serial data input
77	YSCL	ln	Transmission clock input
78	YDIS	In	Display control input
79	FR	In	Frame signal
80	LP	In	Latch pulse

7.11 LCD/V-RAM Controller SED1320

The gate array is the LCD driver controller which displays the LCD panel using a 6kB external V-RAM. It also provides the interface between the main and slave CPUs and the character generation capability for LCD display. Fig. 7-21 is a functional block diagram of SED1320.




Fig. 7-21 SED1320 Gate Array Functional Block Diagram

REV.-A

7.11.1 LCD/V-RAM Control

This gate array incorporates registers for controlling the screen pointer, etc. as well as a 1/2 clock frequency divider which generates the LCD clock signal from the 4.9 MHz input clock signal. The screen control is accomplished by a procedure in which the slave CPU 6303 sends commands/data to SED1320; the SED1320 responds with one-byte return codes.

V-RAM read/write is accomplished by the slave CPU. Data transfer to the LCD drivers is made via the DMA controller incorporated in the SED1320.

Displayed text character fonts are generated by the incorporated character generator. The used character set is determined by the DIP SW4 setting which any one of the international character sets. The switch is read at initialization.

7.11.2 Communications Between Main And Slave CPUs

When the main CPU sends a command or data to the PDIR register, the SINT signal interrupts the slave CPU via the gate array GAH40S (INTR signal). The slave CPU reads the command/data by setting the interrupt mask register in GAH40S. When data is transferred from the slave to the main CPU, the slave CPU deposits the data to the PDOR register which is read by an I/O read from the main CPU. In either direction of transfer, a handshake can be established between the two CPUs in which the CPUs can examine the state of the port data register PDIR/PDOR through a port status change or register (PSR) and control status register (CSR).

SED1320

- 1. Location: MAPLE Board, 7C
- 2. Pin Assignments




Table 7-15 SED1120 Pin Assignments

Pin No.	Signal Name	In/Out	Function
1	RS	ln	System reset signal: provided from GAH40D; initializes internal registers.
2	SINT	Out	System interrupt request: causes an interrupt to slave CPU 6303 via GAH40S. SINT becomes low when command is set in PDIR register by main CPU. SINT becomes high when the slave CPU reads CSR register.
3	SCS	ln	System chip select and V-RAM select signal
4	SCS1	ln	System chip select: Register select signal in SED1320.
5	SE	ln	System enable: Pulse at 1.63 μ sec interval
6	SAS	ln	System address strobe: Latches low-order address at power fall.
7	R/W	ln	System read/write signal

Pin No.	Signal Name	In/Out	Function
8	SAD 0	In/Out	System (slave CPU 6303) address data bus 0: Data is input/output synchronizing to SE signals.
9	SAD 1	In/Out	System (slave CPU 6303) address data bus 1: Data is input/output synchronizing to SE signals. Pins 10 – 14 missing
15	SAD 7	In/Out	System (slave CPU 6303) address data bus 7: Data is input/output synchronizing to SE signals.
16	SA 8	ln	System (slave CPU 6303) address data bus 8: Data is input/output synchronizing to SE signals.
17	SA 9	In	System (slave CPU 6303) address data bus 9: Data is input/output synchronizing to SE signals.
18	SA 10	ln	System (slave CPU 6303) address data bus 10: Data is input/output synchronizing to SE signals.
19	SA 11	ln	System (slave CPU 6303) address data bus 11: Data is input/output synchronizing to SE signals.
20	SA 12	ln	System (slave CPU 6303) address data bus 12: Data is input/output synchronizing to SE signals.
21	N/C	_	Not used.
22	PCS	In	Port chip select: Provided from GAH40H
23	PWR	In	Port write (write port data 0 to 7): Provided from GAH40M.
24	PR D	In	Port read (read port data 0 to 7): Provided from GAH40M.
25	PA 0	In	Port address 0 (address 0 of main CPU): Selects port register.
26	PD 0	In/Out	Port data (data bus of main CPU) 0
27	PD 1	In/Out	Port data (data bus of main CPU) 1
28	PD 2	In/Out	Port data (data bus of main CPU) 2

Pin No.	Signal Name	In/Out	Function
29	PD 3	In/Out	Port data (data bus of main CPU) 3
30	PD 4	In/Out	Port data (data bus of main CPU) 4
31	PD 5	In/Out	Port data (data bus of main CPU) 5
32	PD 6	In/Out	Port data (data bus of main CPU) 6
33	PD 7	In/Out	Port data (data bus of main CPU) 7
34	LD 0	In/Out	Local data (for V-RAM) 0
35	LD 1	In/Out	Local data (for V-RAM) 1
36	LD 2	In/Out	Local data (for V-RAM) 2
37	LD 3	In/Out	Local data (for V-RAM) 3
38	LD 4	In/Out	Local data (for V-RAM) 4
39	LD 5	In/Out	Local data (for V-RAM) 5
40	LD 6	In/Out	Local data (for V-RAM) 6
41	LD 7	In/Out	Local data (for V-RAM) 7
42	LA 0	Out	Local address (for V-RAM) 0
43	LA 1	Out	Local address (for V-RAM) 1
44	LA 2	Out	Local address (for V-RAM) 2
45	LA 3	Out	Local address (for V-RAM) 3
46	LA 4	Out	Local address (for V-RAM) 4
47	LA 5	Out	Local address (for V-RAM) 5
48	LA 6	Out	Local address (for V-RAM) 6
49	LA 7	Out	Local address (for V-RAM) 7
50	LA 8	Out	Local address (for V-RAM) 8
51	LA 9	Out	Local address (for V-RAM) 9
52	LA 10	Out	Local address (for V-RAM) 10
53	LCSE 1	Out	Local chip select 1 (V-RAM 11C)
54	LCSE 2	Out	Local chip select 2 (V-RAM 10C)
55	LCSE 3	Out	Local chip select 3 (V-RAM 9C)
56	N/C	_	Not used.

REV.-A

Pin No.	Signal Name	In/Out	Function
57	N/C	_	Not used.
58	LWE	Out	Local read/write signal: Read/write signals for V-RAM. Low level gives write signal.
59	YSPU	Out	Y speed up signal: LP signal with timing shifted by a half cycle. Output at an interval of approx. 280 μ sec. Has an on-time of approx. 10 μ .
60	YDO 0	Out	Y data: Y line data for LCD display
61	YSCL	Out	Y shift clock: Shifts Y data to falling edge of clock to be shifted. Output at an interval of approx. 280 μ sec.
62	YDIS	Out	Y display: Displayed on LCD when HIGH.
63	FR	Out	Frame signal: Connected to XY driver.
64	LP	Out	Latch pulse signal: Connected to XY driver. Latches data at falling edge. Output at an interval of approx. 280 μ sec.
65	XSCL	Out	X shift clock: Shifts X data
66	XD 0	Out	X data 0: X line data for LCD display.
67	XD 1	Out	X data 1: X line data for LCD display.
68	XD 2	Out	X data 2: X line data for LCD display.
69	XD 3	Out	X data 3: X line data for LCD display.
70	XECL	Out	X enable clock. Output 8 pulses at an interval of approx. 280 μsec.
71	VC	_	Circuit voltage (+5V)
72	N/C	_	Not used.
73	LOSC	In	Local clock (4.8 MHz)
74	N/C	_	Not used.
75	G	_	Circuit ground

Pin No.	Signal Name	In/Out	Function
76	LCK 0	Out	Local clock 0: External clock for slave CPU 6303. 2.45 MHz obtained by dividing LOSC into two frequencies.
77	G	_	Circuit ground
78	G	_	Circuit ground
79	N/C	_	Not used.
80	N/C	_	Not used.

7.12 DRAM μ **PD4265**

This DRAM is a $64K \times 1$ bit quasi-CMOS chip, which reduces power consumption. It is used only at the output section. It can be refreshed in two modes: an automatic, self refresh, which uses the $\overline{\text{RF}}$ signal at pin 1; and a hidden refresh, which uses the $\overline{\text{CAS}}$ signal at pin 15. While power is off, the sub-CPU 7508 provides three modes for saving reducing power consumption. Those modes are automatically selected depending on sensed ambient temperature.

Figs. 7-22 and 7-23 respectively show the Timing relationships among major control signals in the read and write cycles.

(Read cycle)




Fig. 7-22 DRAM Read Cycle Operation Timing







Fig. 7-23 DRAM Write Cycle Operation Timing




SELF REFRESH CYCLE (0°C TO 70°C)



SELF REFRESH CYCLE (0°C TO 45°C)



SELF REFRESH CYCLE (0°C TO 25°C)






Fig. 7-28

HIDDEN REFRESH




Fig. 7-29

μPD4265

1. Location: MAPLE Board, 4D – 7D And 4E – 7E MAP-RF, 10A – 17A And 10B – 17B

2. Pin Assignments




Table 7-16 μ PD4265 Pin Assignments

Pin No.	Signal Name	In/Out	Function
1	RF	ln	Refresh
2	DI	ln	Data IN
3	\overline{W}	ln	Write enable
4	RAS	ln	ROW address strobe
5,6,7	A 0 \sim A 2	ln	Address
8	VDD	ln	+5V (circuit voltage)
9 ~ 13	A 3 ~ A 7	ln	Address
14	D 0	Out	Data out
15	CAS	In	Column Address strobe
16	VSS	ln	Ground

7.13 V-RAM 6117

The 6117 is a 2048 × 8 bit C-MOS static RAM. This computer has three 6117 RAMs, totalling a 6KB capacity, which are used mainly as LCD memory. All the V-RAMs are backed up by the battery and can hold stored data if power is turned off. The RAMs are accessed via the slave CPU 6303. A functional block diagram of V-RAM circuitry is illustrated in Fig. 7-30.

Fig. 7-30 is a functional block diagram of 6117.




Fig. 7-30 6117 V-RAM Block Diagram

6117PE

- 1. Location: MAPLE Board, 9C, 10C, 11C
- 2. Pin Assignments




Table 7-17 6117PE Pin Assignments

	T		-
Pin No.	Signal Name	In/Out	Function
1	AB 7	In [*]	Address 7
2	AB 6	In	Address 6
3	AB 5	In	Address 5
4	AB 4	In	Address 4
5	AB 3	In	Address 3
6	AB 2	In	Address 2
7	AB 1	In	Address 1
8	AB O	In	Address 0
9	DO	In/Out	Data 0
10	D 1	In/Out	Data 1
11	D 2	In/Out	Data 2
12	N/C	_	Not used.
13	D 3	In/Out	Data 3


REV.-A

Pin No.	Signal Name	In/Out	Function
14	D 4	In/Out	Data 4
15	D 5	In/Out	Data 5
16	D 6	In/Out	Data 6
17	D 7	In/Out	Data 7
18	CE 1	In	Chip enable 1
19	AB 10	In	Address 10
20	CE 2	In	Chip enable 2
21	WE	ln	Low level: Write High level: Read
22	AB 9	In	Address 9
23	AB 8	ln	Address 8
24	Vcc	_	Circuit voltage (+5V)

7.14 Other ICs


The circuit diagrams of the other ICs used in this computer are shown in the following:

75188




(Pin 1: Vcc, 7: GND)

4093BP




4011UBP




(Pin 7: Vss, 14: VDD)

4093BP




(Pin 8: GND, 1: Vcc, 13/16 Unused)

40H004




(Pin 7: GND, 14: VDD)


TD62504




(Pin 9: Not used)





 $Y = A \oplus B = \overline{A}B + A\overline{B}$








MAP-MC BOARD Y203202001 (A)

















EPSON CORPORATION BUSINESS & INDUSTRIAL INSTRUMENT DIVISION

EPSON OVERSEAS MARKETING LOCATIONS

EPSON AMERICA, INC.

3415 Kashiwa Street Torrance, CA 90505 U.S.A. Phone: (213) 539-9140

Telex: 182412

EPSON UK LTD.

Dorland House 388 High Road

Wembley, Middlesex, HA9 6UH, U.K.

Phone: (01) 902-8892 Telex: 8814169

EPSON DEUTSCHLAND GmbH

Am Seestern 24 4000 Düsseldorf 11 F.R. Germany Phone: (0211) 5952-0

Telex: 8584786

EPSON ELECTRONICS (SINGAPORE) PTE., LTD.

No. 1 Maritime Square, # 02-19

World Trade Centre Singapore 0409 Phone: 2786071/2 Telex: 39536

EPSON ELECTRONICS TRADING LTD.

Room 411, Tsimshatsui Centre East Wing 66, Mody Road Tsimshatsui, Kowloon, Hong Kong

Phone: 3-694343/4 3-7213426/7 3-7214331/3

Telex: 34714

EPSON ELECTRONICS TRADING LTD. TAIWAN BRANCH

1-8F K.Y. Wealthy Bldg., 206 Nanking E. Road, Sec. 2, Taipei, Taiwan, R.O.C.

Phone: 536-4339 536-3567 Telex: 24444

EPSON FRANCE S. A.

114, Rue Marius Aufan 92300 Levallois-Perret France

Phone: (1) 758-77-00 Telex: 614169

EPSON AUSTRALIA PTY. LTD.

Unit 3, 17 Rodborough Road Frenchs Forest, Sydne, N.S.W. 2086

Australia

Phone: (02) 452-5222 Telex: 75052

EPSON