## CHAPTER 7 <br> APPENDIX

7.1 Main CPU (Z80) ..... 7- 1
7.2 Slave CPU 6303 ..... 7- 6
7.3 Sub-CPU 7508 ..... 7-9
7.4 Gate Array GAH40D ..... 7-12
7.5 Gate Array GAH40M ..... 7-17
7.6 Gate Array GAH40S ..... 7-29
7.7 A-D Converter $\mu$ PD7001 ..... 7-34
7.8 Serial Controller 82C51 ..... 7-36
7.9 SED1120 (LCD driver) ..... 7-39
7.10 SED1130 (LCD driver) ..... 7-44
7.11 LCD/V-RAM Controller SED1320 ..... 7-50
7.12 D-RAM $\mu$ PD4265 ..... 7-57
7.13 V-RAM 6117 ..... 7-61
7.14 Other ICs. ..... 7-64
7.15 Circuit Schematic Diagrams And Component Layout Diagrams ..... 7-67

REV.-A

### 7.1 Main CPU (Z80)

The main CPU is a CMOS-based, 8-bit microprocessor that controls the whole system. It directly controls DRAM, the RS-232C interface and the expansion interface (CN8), and sends and received commands and data both to and-from sub-CPUs 7508 and 6303 through the gate arrays.
Part No. X400260000 is currently used for the main CPU; however, jumper J1 has been incorperared on the MAPLE board so that in the future, other CPUs, which will expand the systems capabilities, can also be used.

### 7.1.1 Operation

The main CPU operates at a clock rate of 2.45 MHz , making the instruction cycle approximately $1.6 \mu \mathrm{~s}$.

1 state : $1 /\left(2.45 \times 10^{8}\right)=408 \mu \mathrm{~s}$
1 cycle : $408 \times 4(4$ states $)=$ Approx. $1.6 \mu \mathrm{~s}$
Fig. 7-1 shows a block diagram of the main CPU. Registers consist of general-purpose registers, accumulator registers, and flag registers.


Fig. 7-1

### 7.1.2 Functions of Major Registers

1. Program counter (PC): 16 bits Holds address of next instruction.
2. Stack pointer (SP): 16 bits

Holds address of the top of the stack memory in DRAM.
3. Index register (IX and IY): 16 bits Used for index addressing.
4. Memory refresh register (R): 8 bits Holds refresh address of DRAM. Lower seven bits are automatically incremented on execution of op code fetch cycle.
5. Interrupt page address register (I): 8 bits

Holds high-order 8 bits of the indirect address used for interrupt mode 2.

### 7.1.3 Timing

An instruction is normally executed in combination with one of the following three basic machine cycles:
(1) Instruction op code fetch (MI cycle)
(2) Memory read/write cycle
(3) Input/output cycle

* The relation between clock, state and machine cycle is as follows.

1 state = 1 clock
1 machine cycle $=3$ to 6 states
1 instruction cycle $=2$ to 6 machine cycles

### 7.1.4 Interrupt Function

The NMI (non maskable interrupt) line of the main CPU cannot be used because it is always pulled up by resistor R94. Therefore, only the maskable interrupt $\overline{\mathrm{NTR}}$ line is valid in this machine. The interrupt function operates in one of the following three modes:

Mode 0: Executes the instruction (normally RST or CALL) read in MI (mode condition after reset).
Mode 1: Saves the content of the program counter and automatically causes a branch to 0038H.
Mode 2: Executes an indirect CALL instruction according to the content of the index registor and the data which has been read.

* These interrupts may not be accepted when the $\overline{B U A K}$ signal is low. (I.C., that period when the CPU is keeping the bus open).


## 70008 Main CPU

1. Location: MAPLE board, 4A
2. Pin Assignments


Table 7-1 70008 MAIN CPU Pin Assignments

| Pin No. | Signal Name | In/Out | Function |
| :---: | :--- | :--- | :--- |
| -5 <br> $30-40$ | ABO-15 <br> (Address Bus) | Tri-state output <br> active high | A 16-bit address bus which outputs a <br> memory address or I/O device number. It <br> outputs the lower 7 bit D-RAM address for <br> memory refresh. |
| $7-10$ <br> $12-15$ | DB0-15 <br> (Data Bus) | Tri-state input <br> and output <br> active high | An 8-bit data bus which is used for data <br> transfer between memory or an I/O device <br> and main CPU. |
| 27 | $\overline{\mathrm{M}_{1}}$ <br> (Machine <br> Cycle one) | Output <br> active low | A signal which indicates that the starting <br> machine cycle is the OP code fetch cycle. |
| 19 | $\overline{\text { MRQ }}$ <br> (Memory Request) | Tri-state output: <br> active low | A signal which indicates that the address <br> information required for the memory read/ <br> write is output on the address bus. It is also <br> output during memory refresh for synchroni- <br> zation. |


| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 20 | $\overline{\text { IORO }}$ <br> (Input/Output Request) | Tri-state output: active low | During MI cycle <br> Occurs when the CPU acknowledges a maskable interrupt, the external device to put the interrupt response vector on the data bus. <br> Other than during MI cycle Indicates that the I/O device number required for this I/O read/write is output on the address bus. |
| 21 | $\overline{\mathrm{RD}}$ <br> (Read) | Tri-state output: active low | A signal which indicates that the data bus is in the input state. Memory or I/O device puts data on the data bus in synchronization with this signal. |
| 22 | $\overline{W R}$ <br> (Write) | Tri-state: active low | This signal indicates that the data bus is in the output state. The data to the I/O device or memory is put on the data bus in synchronization with this signal. |
| 28 | $\overline{\mathrm{RF}}$ <br> (Refresh) | Output: active low | This signal indicates, during MI cycle, that the dynamic RAM refresh address is output onto the lower seven bit lines of the address bus. Dynamic RAM reads the refresh address using the $\overline{M R E O}$ signal which is output together with the $\overline{\text { RFSH }}$ signal. |
| 18 | $\overline{\text { HALT }}$ <br> (Halt State) | Output: active low | This signal indicates that CPU has HALTed as the result of a HALT instruction execution. The $\overline{\mathrm{INT}}, \overline{\mathrm{NMI}}$, or $\overline{\mathrm{RESET}}$ signal is required to leave the HALT state. <br> CPU repeats dynamic RAM refresh by executing a NOP instruction, even while in the HALTed state. |
| 24 | WAIT (Wait) | Input: <br> active low | CPU remains in the WAIT state while this signal is active. A low speed memory or I/O device can be directly connected to CPU by using this signal. <br> No memory refresh is performed during the WAIT state. |

REV.-A

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 16 | $\overline{\text { INTR }}$ (Interrupt Request) | Input: <br> active low | An interrupt request signal. When this signal becomes active, CPU enters the interrupt processing program after the current instruction has been executed. |
| 17 | $\overline{\mathrm{NMI}}$ <br> (Non Maskable Interrupt) | Input-negative: edge triggered | A non-maskable interrupt request signal. When this signal becomes active, CPU jumps to address 0066(16) after the current instruction has been executed, regardless of whether interrupt is enabled or not. The $\overline{\mathrm{NMI}}$ signal has a priority over the $\overline{\mathrm{INT}}$ signal. |
| 26 | $\overline{\mathrm{RS}}$ <br> (Reset) | Input: <br> active low | Resets CPU when active. |
| 25 | $\overline{B U R Q}$ <br> (Bus Request) | Input: <br> active low | When active, this signal causes CPU to force the address bus ( $\mathrm{A}_{0-15}$ ), data bus ( $\mathrm{D}_{0-7}$ ), and tristate system control terminals ( $\overline{\mathrm{MREQ}}, \overline{\mathrm{IORO}}$, $\overline{\mathrm{RD}}$, and $\overline{\mathrm{WD}}$ ) in the high impedance state, freeing the external buses for another device. <br> The $\overline{\mathrm{BUSRQ}}$ signal has priority over the $\overline{\mathrm{NMI}}$ signal. |
| 23 | $\overline{\text { BUAK }}$ <br> (Bus <br> Acknowledge) | Output: active low | When active, this signal indicates that CPU has forced the address bus, data bus, and tristate system control terminals in the high impedance state. |
| 6 | CLK <br> (Clock) | Input | A 0/+5V single-phase clock signal |

### 7.2 Slave CPU 6303

6303 is a 6800 -series, 8 -bit, C-MOS CPU. It incorporates a 4 kB masked ROM which contains programs for controlling the microcassette tape drive, ROM capsule, V-RAM, LCD display unit, serial interface, and speaker. A mode six (Multiplexer Partial/Decode) is selected for the control operations. Stand-by and sleep modes, unique to 6303 , are not used.


Fig. 7-2 6303 Slave CPU Functional Block Diagram
This computer uses a crystal oscillator for a 2.4576 MHz clock signal. The slave CPU operates with the 614.4 kHz system clock signal which is internally quartered from the primary frequency of 2.4576 MHz . The table opposite shows the port assignment.

Table 7-2

| Port | Assignment |
| :---: | :--- |
| Port 1 | Parallel I/O terminal |
| Port 2 | Serial I/O terminal |
| Port 3 | Address/data terminal |
| Port 4 | Address terminal |

REV.-A
Slave CPU 6303

1. Location: MAPLE Board, 130
2. Pin Assignment


Table 7-3 6303 Slave CPU Pin Assignments

| Pin No. | Signal <br> Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 1 | G | - | GND |
| 2 | $\begin{gathered} \mathrm{X} \\ \mathrm{TAL} \end{gathered}$ | In | Unused - reserved for external clock signal input. |
| 3 | $\begin{gathered} \text { EX } \\ \text { TAL } \end{gathered}$ | In | External clock signal input $2.4576 \mathrm{MHz}$ |
| 4 | $\overline{\mathrm{NMI}}$ | In | Unused - reserved for nonmaskable interrupt input. |
| 5 | INTR | In | Interrupt request |
| 6 | $\overline{\mathrm{RS}}$ | In | Reset signal |
| 7 | $\overline{\text { STB }}$ | In | Unused - reserved for Standby signal input. |
| 8 | P20 | In | Microcassette tape read data (RDMC) |
| 9 | P21 | Out | Microcassette tape write data (WD) |
| 10 | P22 | In | Unused - reserved for operation mode setting. |
| 11 | P23 | In | Serial interface receive data |
| 12 | P24 | Out | Serial interface transmit data |
| 13 | P10 | Out | Microcassette head pinch motor ON/OFF (HMT) |


| Pin No. | Signal <br> Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 14 | P11 | Out | Microcassette tape erase <br> (ERAH) |
| 15 | P12 | In | Microcassette tape write <br> enable (WE) |
| 16 | P13 | In | Microcassette tape head <br> load/unload switch |
| 17 | P14 | In | Serial interface PIN signal |
| 18 | P15 | Out | Serial interface POUT signal |
| 19 | P16 | Out | Speaker output |
| 20 | P16 | Out | Speaker power on/off |
| 21 | VC | In | +5V (Circuit voltage) |
| 22 | A15 | Out | Address bus |
| 23 | A14 | Out | Address bus |
| 24 | A13 | Out | Address bus |
| 25 | A12 | Out | Address bus |
| 26 | A11 | Out | Address bus |
| 27 | A10 | Out | Address bus |
| 28 | A9 | Out | Address bus |
| 29 | A8 | Out | Address bus |


| Pin No. | Signal <br> Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 30 | DA7 | In | Out | Data address bus


| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 36 | DA1 | $\left\lvert\, \begin{array}{ll} \mid n & \text { Out } \end{array}\right.$ | Data address bus |
| 37 | DAO | In out | Data address bus |
| 38 | R/ $\bar{W}$ | Out | Read/Write |
| 39 | AS | Out | Address strobe |
| 40 | E | Out | ENABLE |

### 7.3 Sub-CPU 7508

This is a 4-bit, C-MOS CPU which incorporates a masked ROM, timer, and serial interface, etc. This CPU is always backed up by the battery, regardless whether power is on or off, it provides the following control functions:

1. Power on/off (POWER switch and an associated program)
2. Keyboard scanning and auto-repeat
3. RESET switch
4. Temperature and battery voltage sensing
5. D-RAM refresh
6. Clock (calendar and alarm services)

The sub-CPU exchanges data with the main CPU in a bit-serial fashion via the gate array GAH4OM. Fig. 7-3 is a functional block diagram of the sub-CPU. Table 7-4 lists the terminal signals and summarizes their functions.


Fig. 7-3

## 7508 (Sub-CPU)

1. Location: MAPLE Board, 2 E
2. Pin Assignments


Table 7-4 7508 SUB-CPU Pin Assignments

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 1 | $\times 2$ | In | Unused. |
| 2 | P20 | Out | GAH40M SIOR access control - H: 7508, L: <br> Main CPU |
| 3 | P21 | Out | A-D converter 7001 Chip Select - mode <br> switching between address data and A-D <br> conversion. |
| 4 | P22 | Out | Ready signal |
| 5 | P23 | Out | A-D converter 7001 power on/off |
| 6 | P10 | In | Key return 0 |
| 7 | P11 | In | Key return 1 |
| 8 | P12 | In | Key return 2 |
| 9 | P13 | In | Key return 3 |
| 10 | P30 | Out | Key scan control |
| 11 | P31 | Out | Key scan control |
| 12 | P32 | Out | Key scan control |
| 13 | P33 | Out | Key scan control |
| 14 | P70 | Out | Power ON/OFF |


| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 15 | P71 | Out | Data write - prevents FF latches in gate array at power off. |
| 16 | P72 | Out | Data write - D-RAM refresh control signal during power off. |
| 17 | P73 | Out | Data CAS |
| 18 | RS | In | Reset signal input |
| 19 | CL1 | In | Clock signal input |
| 20 | VC | In | +5V (Battery voltage: VB) terminal |
| 22 | CL2 | In | Clock signal input |
| 23 | POO/INTO | In | POWER switch |
| 24 | $\overline{\text { SCK }}$ | Out | Shift clock signal output - used for A-D conversion data/main CPU command read. |
| 25 | SO | Out | Serial data output |
| 26 | SI | In | Serial data output |
| 27 | P60 | In | RESET switch |
| 28 | P61 | In | Charge start detection |
| 29 | P62 | In | Analog interface trigger input |
| 30 | P63 | In | Test point |
| 31 | P50 | In | Key return 4 |
| 32 | P51 | In | Key return 5 |
| 33 | P52 | In | Key return 6 |
| 34 | P53 | In | Key return 7 |
| 35 | P40 | Out | Reset signal - initializes main CPU and slave CPU, etc. via GAH4O. |
| 36 | P41 | Out | Charge mode control - normal/trickle charge. |
| 37 | P42 | Out | Auxiliary battery backup enable/disable control. |
| 38 | P43 | Out | Interrupt to main CPU |
| 39 | G | In | Ground terminal |
| 40 | X1 | In | External clock signal input - 1 kHz |

### 7.4 Gate Array GAH40D

GAH40D is the gate array for D-RAM control. It controls memory access and memory refresh. It also incorporates a clock frequency divisor which divides 9.8 MHz input to $4.9 \mathrm{MHz}, 2.45 \mathrm{MHz}, 32$ KHz and 1 KHz of clock frequency. Fig. $7-4$ shows an internal block of diagram of the GAH40D.


Fig. 7-4

The BANK $0 / 1$ signal is provided from the gate array GAH4OM. The main CPU sends this signal by writing bit 0 to $\mathrm{I} / \mathrm{O}$ address 00 . ( 0 : bank 0,1 : bank 1)
BK2 signal is provided from the option unit.

GAH40D

1. Location: MAPLE Board, 6A
2. Pin Assignment


Table 7-5 GAH40D Pin Assignments

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 1 | N/C | - | Not used. |
| 2 | N/C | - | Not used. |
| 3 | AB12 | In | Address bus 12 |
| 4 | N/C | - | Not used. |
| 5 | AB 6 | In | Address bus 6 |
| 6 | AB 13 | In | Address bus 13 |
| 7 | AB 5 | In | Address bus 5 |
| 8 | RST | In | Reset input from sub-CPU 7508. Whole reset <br> signal RSQ is generated from this signal. |
| 9 | DRA 2 | Out | DRAM address 2 (10) |
| 10 | DRA 1 | Out | DRAM address 1 (9) |
| 11 | AB 14 | In | Address bus 14 |
| 12 | G | - | Ground |


| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 13 | AB 4 | In | Address bus 4 |
| 14 | AB 15 | In | Address bus 15 |
| 15 | AB 3 | In | Address bus 3 |
| 16 | DRA 0 | Out | DRAM address 0(8) |
| 17 | $\overline{\text { RAS1 }}$ | Out | Low address stroke: RAS signal to RAS. |
| 18 | W1 | Out | Write enable: WE signal to DRAM. |
| 19 | AB 2 | In | Address bus 2 |
| 20 | AB 1 | In | Address bus 1 |
| 21 | AB 0 | In | Address bus 0 |
| 22 | N/C | - | Not used |
| 23 | N/C | - | Not used |
| 24 | N/C | - | Not used |
| 25 | $\overline{\mathrm{RD}}$ | In | Read signal |
| 26 | $\overline{\text { CSROM }}$ | Out | IPL ROM chip select signal |
| 27 | $\overline{\mathrm{MR}}$ | Out | Memory read signal |
| 28 | $\overline{\text { Z-INT }}$ | Out | Interrupt request signal to main CPU |
| 29 | $\overline{\text { Z-RF }}$ | In | Refresh signal from main CPU |
| 30 | VC | - | Circuit voltage ( +5 V ) |
| 31 | $\overline{\text { HLTA }}$ | In | Halt signal |
| 32 | $\overline{\mathrm{M} 1}$ | In | Indicates that main CPU is in machine cycle 1 (opcode fetch) |
| 33 | $\overline{\mathrm{MRQ}}$ | In | Memory request signal |
| 34 | $\overline{\mathrm{RSO}}$ | Out | System reset signal resets the whole machine. |
| 35 | DRA 3 | Out | DRAM address 3 (11) |
| 36 | N/C | - | Not used |
| 37 | N/C | - | Not used |
| 38 | DRA 7 | Out | DRAM address 7 (15) |
| 39 | N/C | - | Not used |

REV.-A

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 40 | $\overline{\mathrm{RF}}$ | Out | Refresh signal for DRAM |
| 41 | DRA 4 | Out | DRAM address 4 (12) |
| 42 | DRA 5 | Out | DRAM address 5 (13) |
| 43 | DRA 6 | Out | DRAM address 6 (14) |
| 44 | CAS1 | Out | Column address strobe: CAS signal to DRAM |
| 45 | $\overline{\text { S-INT }}$ | In | Interrupt signal from gate array GAH4OM. Generates Z-INT signal and causes an interrupt to main CPU. |
| 46 | BANK 1/0 | In | Bank 0: Bank select signal from gate array GAH4OM. Bank 0 at low level and IPL ROM is selected at $\overline{\mathrm{AB15}}$. |
| 47 | G | - | Ground |
| 48 | 4.9 M | Out | Clock output gained by dividing 9.8 MHz clock. Supplied to SED1320. |
| 49 | 9.8 M | In | Clock input of 9.8404 MHz |
| 50 | $\overline{2.45 \mathrm{M}}$ | Out | Clock output by dividing 9.8 MHz clock into four. Clock for main CPU. |
| 51 | 1 KC | Out | Clock output by dividing 32 KHz clock to 32 . Clock for sub-CPU 7508. |
| 52 | TEST | In | Test terminal. Normally kept low. |
| 53 | OFF | In | Initializes signal for the whole internal circuit. At high level, initializes all FFs. Hold 4.9 $\mathrm{M}, 2.45 \mathrm{M}, \overline{\mathrm{CS}}$ ROM,$\overline{\mathrm{RD}}$ and $\overline{\mathrm{Z}-\mathrm{INT}}$ at high level and others inactive. Outputs $\overline{\mathrm{RSO}}$. |
| 54 | 32K | In | Basic clock input of 32.768 KHz . Generates 1 KC (Clock). |
| 55 | DW | In | Data write signal. W1 (write enable) control data supplied from sub-CPU 7508 when main CPU is on standby. |
| 56 | DCAS | In | Data CAS. CAS 1 control data supplied from sub-CPU 7508 when main CPU is standby. |
| 57 | N/C | - | Not used |
| 58 | N/C | - | Not used |


| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 59 | N/C | - | Not used |
| 60 | N/C | - | Not used |
| 61 | N/C | - | Not used |
| 62 | N/C | - | Not used |
| 63 | N/C | - | Not used |
| 64 | $\overline{\text { BK2 }}$ | In | DRAM select signal from option unit. |
| 65 | VC | - | Circuit voltage 1+5V) |
| 66 | AB 10 | In | Address bus 10 |
| 67 | AB 9 | In | Address bus 9 |
| 68 | AB 8 | In | Address bus 8 |
| 69 | AB 11 | In | Address bus 11 |
| 70 | AB 7 | In | Address bus 7 |

### 7.5 Gate Array GAH40M (E01031 AA)

This gate array incorporates the following functional blocks; the operation is controlled by the Z80 main CPU.


Fig. 7-5
As shown in Fig. 7-5, this gate array includes the address decoder, the 7508 interface, an interrupt controller, a timer and baud rate generator, and I/O ports for the RS-232C and the LED display.

Table 7-6


REV.-A

(1) Address Decoder

The address decoder performs each register specification, chip select signal output control of 82C51 (2C) and SED1320 (7C), decoding of I/O read/write signals, etc.


Fig. 7-6

As shown in Figure 7-6, the main CPU can directly select internal registers via four address lines. The CS signals of the 82C51 and SED1320 are also controlled by the I/O address decoder via this registers.

REV.-A
(2) Interrupt Controller

Fig. 7-7 shows six kinds of interrupt input, two of which are used for internal timer interrupt. Priority and vector addresses are assigned to each interrupt signal as shown in the table below.

Table 7-7 Priority and Vector Addresses

| Priority | Signal Name | Description | Interrupt vector D76543210 | Corresponding mask IER (04) | Corresponding status ISR (04) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Low | $\overline{\text { INT5 }}$ | (INTEXT) External pin: request from external expansion board | 11111010 | IER5 | ISR5 |
|  | INT4 | (OVF) Inside: FRC overflow | 11111000 | IER4 | ISR4 |
|  | INT3 | (ICF) Inside: ICR bar code trigger | 11110110 | IER3 | ISR3 |
|  | $\overline{\text { INT2 }}$ | (INT6303) External pin: request from 6303 | 11110100 | IER2 | ISR2 |
|  | $\overline{\text { INT1 }}$ | (INT82C51) External pin: request from 82C51 | 11110010 | IER1 | ISR1 |
| High | $\overline{\text { INTO }}$ | (INT7508) External pin: request from 7508 | 11110000 | IERO | ISRO |



Fig. 7-7

This interrupt controller controls each interrupt acknowledge and mask operation at bit setting for IER. When an interrupt occurs, a vector address is output on the data bus.
(3) Timer and baud rate generator

An 2.4576 MHz clock supplied from the outside is divided into a basic clock of 614.4 KHz $(1.6276 \mu \mathrm{sec})$ which operates the free running counter (FRC). FRC is a counter of 16 bits; the loworder, 8 bit output of the FRC Cover is also used for the RS-232C transmit/ receive clock.


Fig. 7-8

When reading the content of FRC, it is necessary to latch the content to ICR (Input Capture Register) by reading address 00 H . Because the counter consists of 16 bits, address 00 H (low-order 8 bits) and OIH (high-order 8 bits) must be read separately.

Bits 1 and 2, set to the control register, combined with input data cause a trigger signal from BRDT; this signal allows data going to ICR from FRC to be latched.
(4) 7508 interface

The 7508 interface contains the circuitry for handshaking between the parallel-serial converting register on the main CPU and 7508.


Fig. 7-9

Handshaking is performed in the internal flip-flop. When it is set, it means that the main CPU can access SIOR. When it is reset, it means that an interrupt signal is sent to the 7508 and the command set at SIOR is read by the 7508. The internal flip-flop is controlled by bits 0 and 1 of address OIH.
After the R/W operation to/from SIOR is completed, the set status must be changed by writing to address OIH.

Table 7-8

| Address OIH | Reset <br> Bit 1 | The main CPU sets a command to SIOR <br> and requests processing to 7508. |
| :--- | :--- | :--- |
| Address OIH | Set | The power is turned on and access to <br> 7508 is completed. |
| Bit 0 | RDYSIO | 7508 |

(5) I/O port

Power supply for the RS-232C, memory bank switching, and LED display on keyboard are controlled through the I/O port.
(RS-232C)
Fig. 7-10 controls power increases
The bits 3 and 4 of $I / O$ address 02 H .
$\pm 8 \mathrm{~V}$ output is controled by the INHRS signal, and is performed in order to inhibit output voltage on the line during saturation time.


Fig. 7-10

## (Bank switch)

The address space of the main CPU can be changed using bit 0 of $I / O$ address 00 H as shown below.


Fig. 7-11
(LED display)
ON/OFF operation of shift mode LED on the keyboard is controlled using bits 0 to 2 of address 02H. (Bit ON drives the corresponding LED.)

## GAH40M

1. Location: MAPLE Board, 4C
2. Pin assignments


Note: Pins 25 and 59 are cut.
Table 7-9 GAH40M Pin Assignments

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 1 | DB6 | In/Out | Data bus 6 |
| 2 | DB1 | In/Out | Data bus 1 |
| 3 | $\overline{\text { IR }}$ | Out | Indicates that data is being output according <br> to main CPU instruction (RS-232C $\rightarrow$ main <br> CPU). |
| 4 | DB 0 | In/Out | Data bus 0 |
| 5 | DB 2 | In/Out | Data bus 2 |
| 6 | $\overline{\mathrm{CSOE}}$ | Out | SED1320 chip select signal |
| 7 | $\overline{\mathrm{RS}}$ | In | Reset input: Supplied from GAH40D. |
| 8 | $\overline{\text { IW }}$ | Out | Indicates that data is being input according <br> to main CPU instruction (main CPU $\rightarrow$ <br> RS-232C). |
| 9 | N/C | - | Not used. |
| 10 | TXC | Out | Baud rate control clock (for RS-232C). |


| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 11 | $\overline{\text { INTO }}$ | In | Sub-CPU 7508 interrupt signal |
| 12 | SWBCD | Out | Barcode power supply (+5V) switching sig- <br> nal |
| 13 | RXC | Out | Clock which controls receive character <br> synchronization (RS-232C). |
| 14 | BCD | In | Bar code read data |
| 15 | CSIO | In | HIGH: Indicates that sub-CPU 7508 can ac- <br> cess SIOR. <br> LOW: Indicates that main CPU can read/ <br> write. |
| 16 | SI | In | Serial data input from sub-CPU 7508. |
| 17 | SO | Out | Serial data output to sub-CPU 7508. |
| 18 | S-INT | Out | Interrupt signal to main CPU. Gives an inter- <br> rupt via GAH4OD (Z-INT signal). |
| 32 | AUX | Out | RS-232C transmit/receive line control |
| 19 | DB 5 | In/Out | Data bus 5 |
| 20 | DB 3 | In/Out | Data bus 3 |
| 21 | N/C | - | Not used. |
| 22 | N/C | - | Not used. |
| 23 | N/C | OFST | Out |

REV.-A

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 33 | $\overline{\text { INT } 1}$ | In | Serial controller 82C51 interrupt signal |
| 34 | $\overline{\text { INT } 5}$ | In | Interrupt signal from option unit |
| 35 | N/C | - | Not used. |
| 36 | SCK | In | Data transmit/receive shift clock against SIOR register. Provided from sub-CPU 7508. |
| 37 | $\overline{\text { INT } 2}$ | In | RS-232C CD signal interrupt signal |
| 38 | $\overline{\mathrm{RD}}$ | In | Read signal: Synchronized to AND of IORQ. Outputs data on data bus. |
| 39 | AB 1 | In | Address bus 1 |
| 40 | $\overline{W R}$ | In | Write signal: Synchronized to AND of IORQ. Outputs data on data bus. |
| 41 | INTS | Out | Interrupt signal to sub-CPU 7508 |
| 42 | AB 0 | In | Address bus 0 |
| 43 | RDY | In | Ready signal of sub-CPU |
| 44 | LED 2 | Out | Lamp control signal of LED on keyboard (lowest of the three) |
| 45 | AB 7 | In | Address bus 7 |
| 46 | LED 1 | Out | Lamp control signal of LED on keyboard (highest of the three) |
| 47 | LED 0 | Out | Lamp control signal of LED on keyboard (center of the three) |
| 48 | $\overline{\text { IORO }}$ | In | Main CPU in MI cycle: Request to output interrupt response vector on data bus. |
| 49 | AB 2 | In | Address bus 2 |
| 50 | $\overline{\text { CSOC }}$ | Out | Serial controller 82C51 chip select signal. |
| 51 | $\overline{\text { BANKO/1 }}$ | Out | Bank select signal |
| 52 | $\overline{\mathrm{M} 1}$ | In | Main CPU in machine cycle 1: <br> Interrupt response vector is read to main CPU by AND operation with IORQ. |
| 53 | N/C | - | Not used. |


| Pin No. | Signal Name | In/Out | Function |
| :---: | :--- | :---: | :--- |
| 54 | N/C | - | Not used. |
| 55 | N/C | - | Not used. |
| 56 | DB 4 | In/Out | Data bus 4 |
| 57 | AB 7 | In | Address bus 27 |
| 58 | DB 7 | In/Out | Data bus. |
| 59 | 2.45 | In | 2.45 MHz clock on which timer and baud <br> rate generator are based. |
| 60 | VC | Circuit voltage (+5V) |  |

### 7.6 Gate Array GAH40S

Gate array GAH40S, which is controlled by the 6303 slave CPU, in turn controls the microcassette tape drive, LCD controller, and ROM capsule. It consists of three segments: an address decoder, a microcassette tape drive interface, and a P-ROM interface. Figs. 7-12 through 7-14 are functional block diagrams of these blocks.
(1) Address decoder block


Fig. 7-12 Address decoder block diagram
(2) P-ROM interface block


Fig. 7-13 P-ROM Interface Block Diagram
(3) Microcassette tape drive interface block


Fig. 7-14 Microcassette Tape Drive Interface Block Diagram

## GAH40S

1. Location: MAPLE Board, 13E
2. Pin assignments


Note: Pins 25, 27 are cut.
Table 7-10 GAH40S Pin Assignments

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :--- | :--- |
| 1 | PRA 1 2 | Out | PROM address 12 |
| 2 | PRA 14 | Out | PROM address 14 |
| 3 | PRA 7 | Out | PROM address 7 |
| 4 | PRA 13 | Out | PROM address 13 |
| 5 | PRA 6 | Out | PROM address 6 |
| 6 | PRA 8 | Out | PROM address 8 |
| 7 | PRA 1 1 | Out | PROM address 11 |
| 8 | PRA 4 | Out | PROM address 9 |
| 9 | PRA 9 | Out | PROM address 5 |
| 10 | PRA 10 5 | Out | PROM address 10 |
| 11 | PRA 3 | Out | PROM address 3 |
| 12 | PRA 2 | PROM address 2 |  |
| 13 |  |  |  |


| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 14 | $\overline{C S P 1}$ | Out | PROM chip select. |
| 15 | PRD 0 | In | PROM data 0 |
| 16 | CSP 0 | Out | Chip select |
| 17 | PRD 7 | In | PROM data 7 |
| 18 | PRA 1 | Out | PROM address 1 |
| 19 | PRA 0 | Out | PROM address 0 |
| 20 | PRD 6 | In | PROM data 6 |
| 21 | PRD 1 | In | PROM data 1 |
| 22 | PRD 4 | In | PROM data 4 |
| 23 | PRD 3 | In | PROM data 3 |
| 24 | PRD 2 | In | PROM data 2 |
| 25 | PRD 5 | In | PRD data 5 |
| 26 | MTDA | Out | Microcassette drive motor control signal A |
| 27 | MTDB | Out | Microcassette drive motor control signal B |
| 28 | MTDC | Out | Microcassette drive motor control signal C |
| 29 | G | - | Ground |
| 30 | N/C | - | Not used |
| 31 | SWMCT | Out | Microcassette power switch |
| 32 | CNTR | In | Counter signal from microcassette |
| 33 | RDMC | In | Microcassette read data |
| 34 | $\overline{\text { CSLV }}$ | Out | SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified. |
| 35 | N/C | - | Not used. |
| 36 | $\overline{\text { CSLC }}$ | Out | SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified. |
| 37 | AB15 | In | Slave CPU address 15 |
| 38 | AB14 | In | Slave CPU address 15 |
| 39 | N/C | - | Not used. |

REV.-A

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 40 | N/C | - | Not used. |
| 41 | DA 0 | In/Out | Slave CPU address data bus 0 |
| 42 | DA 4 | In/Out | Slave CPU address data bus 4 |
| 43 | DA 5 | In/Out | Slave CPU address data bus 5 |
| 44 | DA 6 | In/Out | Slave CPU address data bus 6 |
| 45 | DA 1 | In/Out | Slave CPU address data bus 1 |
| 46 | DA 7 | In/Out | Slave CPU address data bus 7 |
| 47 | DA 3 | In/Out | Slave CPU address data bus 3 |
| 48 | DA 2 | In/Out | Slave CPU address data bus 2 |
| 49 | E | In | Enable signal from slave CPU 6303 |
| 50 | N/C | - | Not used. |
| 51 | SWPR | Out | PROM power switch |
| 52 | TEST | - | Test terminal. Normally kept low. |
| 53 | R/W | In | Read/write signal from slave CPU 6303 |
| 54 | $\overline{\text { SINT }}$ | In | Interrupt signal from SED 1320 |
| 55 | AS | Out | Address strobe signal from slave CPU 6303 |
| 56 | PRD | Out | AND output from RDMC input and SMMC. Outputs RDMC input to terminal when SWMC is high. |
| 57 | N/C | - | Not used. |
| 58 | RS | In | Reset signal |
| 59 | $\overline{\text { IRQO }}$ | Out | Interrupt request signal to slave CPU |
| 60 | VC | - | Circuit voltage ( +5 V ) |

### 7.7 A-D Converter $\mu$ PD7001

The $\mu$ PD7001 is an 8-bit, C-MOS serial output, analog-to-digital converter which incorporates a 4 -channel analog input multiplexer. In this computer, the reference voltage is set to +2.0 V , providing an effective resolution of the upper six bits. The LSB corresponds to approximately 0.03 V . It employs a sequential comparison A-D conversion method, and requires a conversion time of $140 \mu \mathrm{~s}$.
The computer assigns the analog input channels for battery voltage sensing, temperature sensing, barcode data input, and external analog signal input. Fig. 7-15 is a functional block diagram and Fig. 7-16 outlines the timing relationships among the operating signals.


Fig. 7-15 A-D Converter $\mu$ PD7001 Block Diagram

Timing chart


Fig. 7-16 A-D Converter Operation Timing Chart

## $\mu$ PD7001

1. Location: MAPLE Board, 1D
2. Pin Assignments


Table 7-11 $\mu$ PD 7001 Pin Assignments

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 1 | End of Conversion (EOC) | Open drain output | High impedance while $\overline{C S}$ is low, returns low when A - D conversion ends. |
| 2 | Data Latch (DL) | In | Latches the multiplexer address in the shift register at its falling edge. |
| 3 | Serial Input (SI) | In | Terminal which provides multiplexer address to be read to the shift register. <br> The serial input data is read at the rising edge of the $\overline{\text { SCK }}$ signal. |
| 4 | Serial Clock ( $\overline{\text { SCK }}$ ) | In | Controls the shift operation of the 9-bit interface shift register. |
| 6 | Chip Select ( $\overline{\mathrm{CS}}$ ) | In | Controls $\mu$ PD7001's internal modes. <br> When $\overline{C S}$ is high: A-D conversion mode When $\overline{C S}$ is low : Interface mode - DL, SI, $\overline{\mathrm{SCK}}$, and SO, etc. have been strobed with $\overline{\mathrm{CS}}$. All the terminals are disabled while $\overline{\mathrm{CS}}$ is high. |
| 7 | Clock (CLo) | For connection of clock oscillation CR |  |
| 8 | Clock (CL1) | For connection of clock oscillation CR |  |
| 9 | - (Vss) | Externally connect to the GND and analogue GND terminals |  |
| 10~13 | Analogue input $\left(A_{0} \sim A_{3}\right)$ | Analogue input pin |  |
| 14 | Analogue (GND) | Ground pin for analogue input and reference input |  |
| 15 | Reference input (Vref) | Used for full scale voltage setting. Supply voltage of about +2.5 V . |  |
| 16 | Power supply (Vcc) | Power supply pin (+5V) |  |

### 7.8 Serial Controller 82C51

The 82C51 controls serial data transfers between the RS-232C interface and the option unit. Its operation modes vary speed of tronsfer, parity, and character length, etc., modes are controlled by a control word which is written in the 82C51 by the main CPU. Data are transferred one byte at a time. The transmit and receive clock signals are supplied from the gate array GAH40M. Figure 7-17 is a block diagram illustrating 82C51 signal flow to and from external connectors.


Fig. 7-17 82C51 Serial Controller Block Diagram

The signals to the RS-232C interface are converted to the $\pm 8 \mathrm{~V}$ (RS-232C) levels between 82C51 and the interface. The Carrier Detect (CD) signal, which is not included in the above block diagram, is connected to the interrupt port of GAH4OM to interrupt the main CPU.

The 82C51 itself can support both synchronous mode (BI-SYNC) and asynchronous mode (StartStop system: includes start/stop bits); however, in this CPU, TXE and SYNDET/BD are not connected for SYNC character control signals.
When an asynchronous system is used, processing on the SYNC character, etc. needs to be supported by the application software.

The 82C51 cannot simultaneously process transmit/receive data to and from the RS-232C interface and option unit. Thus, the GAH4OM AUX signal is provided to allow an external control for enabling and disabling the RS-232C transmit/receive lines.

## 82C51

1. Location: MAPLE Board, 13E

This is a serial interface, CPU-programmable, USART chip which can provide fullduplex communications.
3. Pin Assignments


Table 7-12 82C51 Pin Assignments

| Pin No. | Signal Name | Signal direction | Meaning |
| :---: | :---: | :---: | :--- |
| 1 | D2 | In/Out | Data bus 2 |
| 2 | D3 | In/Out | Data bus 3 |
| 3 | RXD | In | Receive data (from RS-232C interface or op- <br> tionl unit) |
| 4 | GND | - | Circuit ground |
| 5 | D4 | In/Out | Data bus 4 |
| 6 | D5 | In/Out | Data bus 5 |
| 7 | D6 | In/Out | Data bus 6 |
| 8 | D7 | In/Out | Data bus 7 |
| 9 | $\overline{\mathrm{TXC}}$ | In/Out | Data bus 7 |
| 10 | $\overline{\mathrm{WR}}$ | In | Transmitter clock |
| 11 | $\overline{\mathrm{CS}}$ | $\operatorname{In}$ | Chip select |
| 12 | $\overline{\mathrm{CD}}$ | $\operatorname{In}$ | Command/data |
| 13 | $\overline{\mathrm{RD}}$ | $\operatorname{In}$ | Read signal (from 82C51 to data bus) |


| Pin No. | Signal Name | Signal Direction | Meaning |
| :---: | :---: | :---: | :--- |
| 14 | RX RDY | Out | This is a CPU-programmable USART chip <br> which is a serial interface, capable of provid- <br> ing full-duplex communications. |
| 15 | N/C | - | Not used. |
| 16 | N/C | - | Not used. |
| 17 | $\overline{\text { CTS }}$ | In | Clear to send |
| 18 | N/C | - | Not used. |
| 19 | TXD | Out | Transmit data |
| 20 | CLK | In | $2.45 M$ Hz clock |
| 21 | RS | In | Reset |
| 22 | $\overline{\text { DSR }}$ | In | Data set ready |
| 23 | $\overline{\text { RTS }}$ | Out | Request to send |
| 24 | $\overline{\text { DTR }}$ | Out | Data terminal ready |
| 25 | $\overline{\text { RXC }}$ | In | Receiver clock |
| 26 | VC | In | Circuit voltage (+5V) |
| 27 | DO |  | Data 0 |
| 28 | D1 |  | Data 1 |

REV.-A

### 7.9 SED1120 (LCD Driver)

SED1120 is the X driver of the LCD. It converts serially transmitted data to parallel data in 4-bit units and outputs drive signals to 64 segments. The internal diagram is shown in Fig. 7-18.
The drive level voltage may vary according to data received via DINs 0 to 3.


Fig. 7-18

## SED1120

1. Location: LCD Board, X1 - X8
2. Pin Assignments
3. Pin Assignments


Table 7-13 SED1120 Assignments

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 1 | S27 | Out | LCD drive segment output 27 |
| 2 | S26 | Out | LCD drive segment output 26 |
| 3 | S25 | Out | LCD drive segment output 25 |
| 4 | S24 | Out | LCD drive segment output 24 |
| 5 | S23 | Out | LCD drive segment output 23 |
| 6 | S22 | Out | LCD drive segment output 22 |
| 7 | S21 | Out | LCD drive segment output 21 |
| 8 | S20 | Out | LCD drive segment output 20 |
| 9 | S19 | Out | LCD drive segment output 19 |
| 10 | S18 | Out | LCD drive segment output 18 |
| 11 | S17 | Out | LCD drive segment output 17 |
| 12 | S16 | Out | LCD drive segment output 16 |
| 13 | S15 | Out | LCD drive segment output 15 |

REV.-A

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 14 | S14 | Out | LCD drive segment output 14 |
| 15 | S13 | Out | LCD drive segment output 13 |
| 16 | S12 | Out | LCD drive segment output 12 |
| 17 | S11 | Out | LCD drive segment output 11 |
| 18 | S10 | Out | LCD drive segment output 10 |
| 19 | S9 | Out | LCD drive segment output 9 |
| 20 | S8 | Out | LCD drive segment output 8 |
| 21 | S7 | Out | LCD drive segment output 7 |
| 22 | S6 | Out | LCD drive segment output 6 |
| 23 | S5 | Out | LCD drive segment output 5 |
| 24 | S4 | Out | LCD drive segment output 4 |
| 25 | S3 | Out | LCD drive segment output 3 |
| 26 | S2 | Out | LCD drive segment output 2 |
| 27 | S1 | Out | LCD drive segment output 1 |
| 28 | So | Out | LCD drive segment output 0 |
| 29 | EO | - | Not used. |
| 30 | D3 | In | Serial data 3 |
| 31 | D2 | In | Serial data 2 |
| 32 | D1 | In | Serial data 1 |
| 33 | DO | In | Serial data 0 |
| 34 | XSCL | In | Transmission clock signal input terminal |
| 35 | LP | Latch pulse |  |
| 36 | FR | Frame signal |  |
| 37 | S32 | Out | LCD drive segment output 32 |
| 38 | S33 | Out | LCD drive segment output 33 |
| 39 | S34 | Out | LCD drive segment output 34 |
| 40 | S35 | Out | LCD drive segment output 35 |
| 41 | S36 | Out | LCD drive segment output 36 |


| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 42 | S37 | Out | LCD drive segment output 37 |
| 43 | S38 | Out | LCD drive segment output 38 |
| 44 | S39 | Out | LCD drive segment output 39 |
| 45 | S40 | Out | LCD drive segment output 40 |
| 46 | S41 | Out | LCD drive segment output 41 |
| 47 | S42 | Out | LCD drive segment output 42 |
| 48 | S43 | Out | LCD drive segment output 43 |
| 49 | S44 | Out | LCD drive segment output 44 |
| 50 | S45 | Out | LCD drive segment output 45 |
| 51 | S46 | Out | LCD drive segment output 46 |
| 52 | S47 | Out | LCD drive segment output 47 |
| 53 | S48 | Out | LCD drive segment output 48 |
| 54 | S49 | Out | LCD drive segment output 49 |
| 55 | S50 | Out | LCD drive segment output 50 |
| 56 | S51 | Out | LCD drive segment output 51 |
| 57 | S52 | Out | LCD drive segment output 52 |
| 58 | S53 | Out | LCD drive segment output 53 |
| 59 | S54 | Out | LCD drive segment output 54 |
| 60 | S55 | Out | LCD drive segment output 55 |
| 61 | S56 | Out | LCD drive segment output 56 |
| 62 | S57 | Out | LCD drive segment output 57 |
| 63 | S58 | Out | LCD drive segment output 58 |
| 64 | S59 | Out | LCD drive segment output 59 |
| 65 | S60 | Out | LCD drive segment output 60 |
| 66 | S61 | Out | LCD drive segment output 61 |
| 67 | S62 | Out | LCD drive segment output 62 |
| 68 | S63 | Out | LCD drive segment output 63 |
| 69 | VL5 | In | LCD drive voltage |


| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 70 | VL2 | IN | LCD drive voltage |
| 71 | VL3 | In | LCD drive voltage |
| 72 | VLG | In | Ground |
| 73 | VDD | In | +5V (Logic circuit voltage supply) |
| 74 | TEST | - | Unused. |
| 75 | E 1 | In | Enable input (corresponding to Chip Select) |
| 76 | XECL | In | Enable transfer clock signal |
| 77 | S31 | In | LCD drive segment output 31 |
| 78 | S30 | In | LCD drive segment output 30 |
| 79 | S29 | In | LCD drive segment output 29 |
| 80 | S28 | In | LCD drive segment output 28 |

### 7.10 SED1130

SED1130 is a Y-driver of the LCD display. It converts transferred data from serial to parallel, and provides drive signals for the 64 horizontal lines.


Fig. 7-19

On Y drive lines, data transferred in serial is included in the shift register bit by bit according to YSCL signals (shift clock). Then, Y drive signals corresponding to these data are output. Data transfer timing is shown in Fig. 7-20.


Fig. 7-20

When a YSCL signal is output, DIN is included in the internal shift register, an LP signal latches the content of the shift register, and the latched data is output on the $Y$ drive line.

## SED1130

1. Location: MAPLE Board, Y1
2. Pin Assignments


Table 7-14 SED1130 Pin Assignments

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 1 | COM 31 | Out | LCD drive common output 31 |
| 2 | COM 30 | Out | LCD drive common output 30 |
| 3 | COM 29 | Out | LCD drive common output 29 |
| 4 | COM 28 | Out | LCD drive common output 28 |
| 5 | COM 27 | Out | LCD drive common output 27 |
| 6 | COM 26 | Out | LCD drive common output 26 |
| 7 | COM 25 | Out | LCD drive common output 25 |
| 8 | COM 24 | Out | LCD drive common output 24 |
| 9 | COM 23 | Out | LCD drive common output 23 |
| 10 | COM 22 | Out | LCD drive common output 22 |
| 11 | COM 21 | Out | LCD drive common output 21 |
| 12 | COM 20 | Out | LCD drive common output 20 |
| 13 | COM 19 | Out | LCD drive common output 19 |

REV.-A

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 14 | COM 18 | Out | LCD drive common output 18 |
| 15 | COM 17 | Out | LCD drive common output 17 |
| 16 | COM 16 | Out | LCD drive common output 16 |
| 17 | COM 15 | Out | LCD drive common output 15 |
| 18 | COM 14 | Out | LCD drive common output 14 |
| 19 | COM 13 | Out | LCD drive common output 13 |
| 20 | COM 12 | Out | LCD drive common output 12 |
| 21 | COM 11 | Out | LCD drive common output 11 |
| 22 | COM 10 | Out | LCD drive common output 10 |
| 23 | COM 9 | Out | LCD drive common output 9 |
| 24 | COM 8 | Out | LCD drive common output 8 |
| 25 | COM 7 | Out | LCD drive common output 7 |
| 26 | COM 6 | Out | LCD drive common output 6 |
| 27 | COM 5 | Out | LCD drive common output 5 |
| 28 | COM 4 | Out | LCD drive common output 4 |
| 29 | COM 3 | Out | LCD drive common output 3 |
| 30 | COM 2 | Out | LCD drive common output 2 |
| 31 | COM 1 | Out | LCD drive common output 1 |
| 32 | COM 0 | Out | LCD drive common output 0 |
| 33 | COM 32 | Out | LCD drive common output 32 |
| 34 | COM 33 | Out | LCD drive common output 33 |
| 35 | COM 34 | Out | LCD drive common output 34 |
| 36 | COM 35 | Out | LCD drive common output 35 |
| 37 | COM 36 | Out | LCD drive common output 36 |
| 38 | COM 37 | Out | LCD drive common output 37 |
| 39 | COM 38 | Out | LCD drive common output 38 |
| 40 | COM 39 | Out | LCD drive common output 39 |
| 41 | COM 40 | Out | LCD drive common output 40 |


| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 42 | COM 41 | Out | LCD drive common output 41 |
| 43 | COM 42 | Out | LCD drive common output 42 |
| 44 | COM 43 | Out | LCD drive common output 43 |
| 45 | COM 44 | Out | LCD drive common output 44 |
| 46 | COM 45 | Out | LCD drive common output 45 |
| 47 | COM 46 | Out | LCD drive common output 46 |
| 48 | COM 47 | Out | LCD drive common output 47 |
| 49 | COM 48 | Out | LCD drive common output 48 |
| 50 | COM 49 | Out | LCD drive common output 49 |
| 51 | COM 50 | Out | LCD drive common output 50 |
| 52 | COM 51 | OUT | LCD drive common output 51 |
| 53 | COM 52 | OUT | LCD drive common output 52 |
| 54 | COM 53 | Out | LCD drive common output 53 |
| 55 | COM 54 | Out | LCD drive common output 54 |
| 56 | COM 55 | Out | LCD drive common output 55 |
| 57 | COM 56 | Out | LCD drive common output 56 |
| 58 | COM 57 | Out | LCD drive common output 57 |
| 59 | COM 58 | Out | LCD drive common output 58 |
| 60 | COM 59 | Out | LCD drive common output 59 |
| 61 | COM 60 | Out | LCD drive common output 60 |
| 62 | COM 61 | Out | LCD drive common output 61 |
| 63 | COM 62 | Out | LCD drive common output 62 |
| 64 | COM 63 | Out | LCD drive common output 63 |
| 65 | D Out | - | Unused |
| 66 | VL5 | In | LCD drive voltage |
| 67 | VL4 | In | LCD drive voltage |
| 68 | VL3 | In | LCD drive voltage |
| 69 | VR1 | In | LCD drive voltage |

REV.-A

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 70 | VR2 | In | LCD drive voltage |
| 71 | VL2 | In | LCD drive voltage |
| 72 | VL1 | In | LCD drive voltage |
| 73 | VLG | In | Ground |
| 74 | VDD | In | $+5 V$ (Logic circuit voltage supply) |
| 75 | YSPU | In | Low impedance drive input - Normally high. <br> When low, the externally connected resistor <br> parallels the internal impedance, lowering the <br> total impedance through which the line can <br> be driven at the divided LCD voltages (VL1 - <br> $5)$. |
| 76 | YDIN | In | Serial data input |
| 77 | YSCL | In | Transmission clock input |
| 78 | YDIS | In | Display control input |
| 79 | FR | In | Frame signal |
| 80 | LP | In | Latch pulse |

### 7.11 LCD/V-RAM Controller SED1320

The gate array is the LCD driver controller which displays the LCD panel using a 6 kB external V RAM. It also provides the interface between the main and slave CPUs and the character generation capability for LCD display. Fig. 7-21 is a functional block diagram of SED1320.


Fig. 7-21 SED1320 Gate Array Functional Block Diagram

REV.-A

### 7.11.1 LCD/V-RAM Control

This gate array incorporates registers for controlling the screen pointer, etc. as well as a $1 / 2$ clock frequency divider which generates the LCD clock signal from the 4.9 MHz input clock signal. The screen control is accomplished by a procedure in which the slave CPU 6303 sends commands/ data to SED1320; the SED1320 responds with one-byte return codes.
V-RAM read/write is accomplished by the slave CPU. Data transfer to the LCD drivers is made via the DMA controller incorporated in the SED1320.
Displayed text character fonts are generated by the incorporated character generator. The used character set is determined by the DIP SW4 setting which any one of the international character sets. The switch is read at initialization.

### 7.11.2 Communications Between Main And Slave CPUs

When the main CPU sends a command or data to the PDIR register, the $\overline{\text { SINT }}$ signal interrupts the slave CPU via the gate array GAH40S (INTR signal). The slave CPU reads the command/data by setting the interrupt mask register in GAH4OS. When data is transferred from the slave to the main CPU, the slave CPU deposits the data to the PDOR register which is read by an I/O read from the main CPU. In either direction of transfer, a handshake can be established between the two CPUs in which the CPUs can examine the state of the port data register PDIR/PDOR through a port status change or register (PSR) and control status register (CSR).

## SED1320

1. Location: MAPLE Board, 7C
2. Pin Assignments


Table 7-15 SED1 120 Pin Assignments

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 1 | RS | In | System reset signal: provided from GAH40D; initializes internal registers. |
| 2 | $\overline{\text { SINT }}$ | Out | System interrupt request: causes an interrupt to slave CPU 6303 via GAH40S. $\overline{\text { SINT }}$ becomes low when command is set in PDIR register by main CPU. $\overline{\operatorname{SINT}}$ becomes high when the slave CPU reads CSR register. |
| 3 | $\overline{\text { SCS }}$ | In | System chip select and V-RAM select signal |
| 4 | $\overline{\text { SCS1 }}$ | In | System chip select: Register select signal in SED1320. |
| 5 | SE | In | System enable: Pulse at $1.63 \mu \mathrm{sec}$ interval |
| 6 | SAS | In | System address strobe: Latches low-order address at power fall. |
| 7 | R/ $\overline{\text { W }}$ | In | System read/write signal |

REV.-A

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 8 | SAD 0 | In/Out | System (slave CPU 6303) address data bus 0: <br> Data is input/output synchronizing to SE sig- <br> nals. |
| 9 | SAD 1 | In/Out | System (slave CPU 6303) address data bus 1: <br> Data is input/output synchronizing to SE sig- <br> nals. Pins 10 - 14 missing |
| 15 | SAD 7 | In/Out | System (slave CPU 6303) address data bus 7: <br> Data is input/output synchronizing to SE sig- <br> nals. |
| 16 | SA 8 | In | System (slave CPU 6303) address data bus 8: <br> Data is input/output synchronizing to SE sig- <br> nals. |
| 17 | SA 9 | In | System (slave CPU 6303) address data bus 9: <br> Data is input/output synchronizing to SE sig- |
| 18 | SA 10 | In | Inals. |


| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :---: |
| 29 | PD 3 | In/Out | Port data (data bus of main CPU) 3 |
| 30 | PD 4 | In/Out | Port data (data bus of main CPU) 4 |
| 31 | PD 5 | In/Out | Port data (data bus of main CPU) 5 |
| 32 | PD 6 | In/Out | Port data (data bus of main CPU) 6 |
| 33 | PD 7 | In/Out | Port data (data bus of main CPU) 7 |
| 34 | LD 0 | In/Out | Local data (for V-RAM) 0 |
| 35 | LD 1 | In/Out | Local data (for V-RAM) 1 |
| 36 | LD 2 | In/Out | Local data (for V-RAM) 2 |
| 37 | LD 3 | In/Out | Local data (for V-RAM) 3 |
| 38 | LD 4 | In/Out | Local data (for V-RAM) 4 |
| 39 | LD 5 | In/Out | Local data (for V-RAM) 5 |
| 40 | LD 6 | In/Out | Local data (for V-RAM) 6 |
| 41 | LD 7 | In/Out | Local data (for V-RAM) 7 |
| 42 | LA 0 | Out | Local address (for V-RAM) 0 |
| 43 | LA 1 | Out | Local address (for V-RAM) 1 |
| 44 | LA 2 | Out | Local address (for V-RAM) 2 |
| 45 | LA 3 | Out | Local address (for V-RAM) 3 |
| 46 | LA 4 | Out | Local address (for V-RAM) 4 |
| 47 | LA 5 | Out | Local address (for V-RAM) 5 |
| 48 | LA 6 | Out | Local address (for V-RAM) 6 |
| 49 | LA 7 | Out | Local address (for V-RAM) 7 |
| 50 | LA 8 | Out | Local address (for V-RAM) 8 |
| 51 | LA 9 | Out | Local address (for V-RAM) 9 |
| 52 | LA 10 | Out | Local address (for V-RAM) 10 |
| 53 | LCSE 1 | Out | Local chip select 1 (V-RAM 11C) |
| 54 | LCSE 2 | Out | Local chip select 2 (V-RAM 10C) |
| 55 | LCSE 3 | Out | Local chip select 3 (V-RAM 9C) |
| 56 | N/C | - | Not used. |

REV.-A

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 57 | N/C | - | Not used. |
| 58 | LWE | Out | Local read/write signal: Read/write signals <br> for V-RAM. <br> Low level gives write signal. |
| 59 | YSPU | Out | Y speed up signal: LP signal with timing <br> shifted by a half cycle. Output at an <br> interval of approx. 280 $\mu$ sec. Has an <br> on-time of approx. 10 $\mu$. |
| 60 | YDO 0 | Out | Y data: Y line data for LCD display |
| 61 | YSCL | Out | Y shift clock: Shifts Y data to falling edge of <br> clock to be shifted. Output at an inter- <br> val of approx. 280 $\mu$ sec. |
| 62 | YDIS | Out | Y display: Displayed on LCD when HIGH. |
| 63 | FR | Out | Frame signal: Connected to XY driver. |


| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 76 | LCK 0 | Out | Local clock 0: External clock for slave CPU <br> 6303. 2.45 MHz obtained by dividing <br> LOSC into two frequencies. |
| 77 | G | - | Circuit ground |
| 78 | G | - | Circuit ground |
| 79 | N/C | - | Not used. |
| 80 | N/C | - | Not used. |

### 7.12 DRAM $\mu$ PD4265

This DRAM is a $64 \mathrm{~K} \times 1$ bit quasi-CMOS chip, which reduces power consumption. It is used only at the output section. It can be refreshed in two modes: an automatic, self refresh, which uses the $\overline{\mathrm{RF}}$ signal at pin 1 ; and a hidden refresh, which uses the $\overline{\mathrm{CAS}}$ signal at pin 15 . While power is off, the sub-CPU 7508 provides three modes for saving reducing power consumption. Those modes are automatically selected depending on sensed ambient temperature.
Figs. 7-22 and 7-23 respectively show the Timing relationships among major control signals in the read and write cycles.
(Read cycle)


Fig. 7-22 DRAM Read Cycle Operation Timing
(Write cycle)


Fig. 7-23 DRAM Write Cycle Operation Timing

AUTOMATIC PULSE REFRESH CYCLE


SELF REFRESH CYCLE ( $0^{\circ} \mathrm{C}$ TO $70^{\circ} \mathrm{C}$ )


SELF REFRESH CYCLE $\left(0^{\circ} \mathrm{C}\right.$ TO $\left.45^{\circ} \mathrm{C}\right)$


SELF REFRESH CYCLE ( $0^{\circ} \mathrm{C}$ TO $25^{\circ} \mathrm{C}$ )


Fig. 7-27
hidden automatic pulse refresh cycle


Fig. 7-28

HIDDEN REFRESH

$\overline{\mathrm{CAS}}{ }_{V_{I I}}^{V_{I H}}$


wevii $\overline{v_{i}}$

$\overline{\text { DOUT }}_{\text {VoL }}^{\text {Voh }}$


Fig. 7-29

## $\mu$ PD4265

1. Location: MAPLE Board, 4D-7D And 4E-7E

MAP-RF, 10A - 17A And 10B-17B
2. Pin Assignments


Table 7-16 $\mu$ PD4265 Pin Assignments

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 1 | $\overline{\mathrm{RF}}$ | In | Refresh |
| 2 | DI | In | Data IN |
| 3 | $\bar{W}$ | In | Write enable |
| 4 | $\overline{\text { RAS }}$ | In | ROW address strobe |
| $5,6,7$ | A 0 $\sim$ A 2 | In | Address |
| 8 | VDD | In | +5V (circuit voltage) |
| $9 \sim 13$ | A 3 $\sim$ A 7 | In | Address |
| 14 | D 0 | Out | Data out |
| 15 | $\overline{\text { CAS }}$ | In | Column Address strobe |
| 16 | VSS | In | Ground |

### 7.13 V-RAM 6117

The 6117 is a $2048 \times 8$ bit C-MOS static RAM. This computer has three 6117 RAMs, totalling a 6 KB capacity, which are used mainly as LCD memory. All the V-RAMs are backed up by the battery and can hold stored data if power is turned off. The RAMs are accessed via the slave CPU 6303. A functional block diagram of V-RAM circuitry is illustrated in Fig. 7-30.

Fig. 7-30 is a functional block diagram of 6117 .


Fig. 7-30 6117 V-RAM Block Diagram

6117PE

1. Location: MAPLE Board, 9C, 10C, 11C
2. Pin Assignments


Table 7-17 6117PE Pin Assignments

| Pin No. | Signal Name | In/Out |  |
| :---: | :--- | :---: | :--- |
| 1 | AB 7 | In | Address 7 |
| 2 | AB 6 | In | Address 6 |
| 3 | AB 5 | In | Address 5 |
| 4 | AB 4 | In | Address 4 |
| 5 | AB 3 | In | Address 3 |
| 6 | AB 2 | In | Address 2 |
| 7 | AB 1 | In | Address 1 |
| 8 | AB 0 | In | Address 0 |
| 9 | D 0 | In/Out | Data 0 |
| 10 | D 1 | In/Out | Data 2 |
| 11 | D 2 | - | Not used. |
| 12 | N/C | In/Out | Data 3 |
| 13 | D 3 |  |  |

REV.-A

| Pin No. | Signal Name | In/Out | Function |
| :---: | :---: | :---: | :--- |
| 14 | D 4 | In/Out | Data 4 |
| 15 | D 5 | In/Out | Data 5 |
| 16 | D 6 | In/Out | Data 6 |
| 17 | D 7 | In/Out | Data 7 |
| 18 | CE 1 | In | Chip enable 1 |
| 19 | AB 10 | In | Address 10 |
| 20 | CE 2 | In | Chip enable 2 |
| 21 | WE | In | Low level: Write |
| 22 | AB 9 | In | Address 9 |
| 23 | AB 8 | In | Address 8 |
| 24 | Vcc | - | Circuit voltage (+5V) |

### 7.14 Other ICs

The circuit diagrams of the other ICs used in this computer are shown in the following:

75188

(Pin 1: Vcc, 7 : GND)

4093BP


4011 UBP

(Pin 7: Vss, 14: Vod)

4093BP

(Pin 8: GND, 1 : Vcc, 13/16 Unused)

40HOO4

(Pin 7: GND, 14: VDD)

(Pin 9: Not used)

40H386


$$
Y=A \oplus B=\bar{A} B+A \bar{B}
$$








REV.-A



## EPSON CORPORATION <br> BUSINESS \& INDUSTRIAL INSTRUMENT DIVISION

## EPSON OVERSEAS MARKETING LOCATIONS

| EPSON AMERICA, INC. | EPSON UK LTD. |
| :---: | :---: |
| 3415 Kashiwa Street | Dorland House |
| Torrance, CA 90505 U.S.A. | 388 High Road |
| Phone: (213) 539-9140 | Wembley, Middlesex, HA9 6UH, U.K. |
| Telex: 182412 | Phone: (01) 902-8892 |
|  | Telex: 8814169 |
| EPSON DEUTSCHLAND GmbH | EPSON ELECTRONICS (SINGAPORE) PTE., LTD. |
| Am Seestern 24 | No. 1 Maritime Square, \# 02-19 |
| 4000 Düsseldorf 11 | World Trade Centre |
| F.R. Germany | Singapore 0409 |
| Phone: (0211) 5952-0 | Phone: 2786071/2 |
| Telex: 8584786 | Telex: 39536 |
| EPSON ELECTRONICS TRADING LTD. | EPSON ELECTRONICS TRADING LTD. |
| Room 411, Tsimshatsui Centre | TAIWAN BRANCH |
| East Wing 66, Mody Road | 1-8F K.Y. Wealthy Bldg., 206 Nanking |
| Tsimshatsui, Kowloon, Hong Kong | E. Road, Sec. 2, Taipei, Taiwan, R.O.C. |
| Phone: 3-694343/4 | Phone: 536-4339 |
| 3-7213426/7 | 536-3567 |
| 3-7214331/3 | Telex: 24444 |
| Telex: 34714 |  |

## EPSON FRANCE S. A.

114, Rue Marius Aufan
92300 Levallois-Perret
France
Phone: (1) 758-77-00
Telex: 614169

EPSON AUSTRALIA PTY. LTD.
Unit 3, 17 Rodborough Road
Frenchs Forest, Sydne, N.S.W. 2086
Australia
Phone: (02) 452-5222
Telex: 75052

## EPSON

