

SSB-MPF

SPEECH SYNTHESIZER BOARD OPERATION MANUAL

TABLE OF CONTENTS


SECTION	TITLE	PAGE	
I.	INTRODUCTION	5	į
11.	FEATURES	7	,
111.	FUNCTIONAL DESCRIPTION	11	
IV.	INSTALLATION PROCEDURES	13	ł
v.	OPERATION PROCEDURES	15	,
VI.	VOICE VOLUME AND PITCH		
	ADJUSTMENT	17	,
VII.	SPECIFICATIONS	19	,
VIII.	APPE NDICES		
	SCHEMATIC	23	6
	TIME-CLOCK PROGRAM	25	
	TMS5200 VOICE SYNTHESIS PROCESSO	R	
	DATA MANUAL	41	
	SPEECH PROGRAM UTILITY	59	
	SPEECH VOCABULARY LIBRARY	63	

CONGRATULATIONS

Your SSB-MPF will help you discover the mystery of speech synthesis. Unpacking your SSB-MPF package, you will find:


- 1) The SSB-MPF board, a complete speech synthesis system
- 2) Operation Manual
- 3) A 40-pin double-head female cable connector

- 4) An audio jumper wire
 5) A two-pin male connector
 6) A 9V, 200mA power adaptor



I.INTRODUCTION

SSB-MPF is a Speech Synthesizer Board especially designed to be used with MPF-I. It is a low-cost, programmable printed circuit board based on Texas Instruments' Voice Synthesis Processor TMS5200 or TMS5220. However, SSB-MPF itself is a complete speech synthesis system.



Before we go into details of our SSB-MPF, we would like to introduce briefly the principles on how speech synthesis system works and what is a speech synthesis system.

The diagram below shows a speech synthesis system. Varying air pressure of sound and voices, after being received by the microphone, is transformed into varying voltages and frequency. Varying electrical voltages frequencies are further converted through a converter to digital signals which afterwards go through the digital speech analyzer and a coding process, and are eventually stored in the Read Only Memory(ROM). To reproduce the sound signals stored in the ROM, the data in the ROM should go through a decoding process, a digital speech synthesizer before being converted into analog electrical voltages and frequencies which activate a speaker.




Figure 1-1 Process of Speech Synthesis

In short, a speech synthesis board is a printed circuit board which can reproduce different voices and sounds. The Multitech SSB-MPF is a typical speech synthesis board with these functions.

Users can easily operate the SSB-MPF after connecting the SSB-MPF to MPF-I with a flat 40-pin female double-head cable.

The technology of speech synthesis, first commercially introduced by TI for use on automobile gadgetry, has been used for applications on modern daily life for some time. The Multetich SSB-MPF speech board will lead you discover the interesting and mysterious world of "speaking" boards at the lowest possible cost.

\blacksquare . FEATURES

The most outstanding feature of SSB-MPF is that it is a basic as well as complete speech synthesis system. Therefore, a beginner can use the system with ease to understand every aspect about speech synthesis systems. Yet, the simplicity in design of the SSB-MPF makes the machine highly reliable and cost-efficient. The major features of the SSB-MPF are as follows:


TMS2532 for Speech Program Utility, Sockets of TMS2532 2-pin male Time-Clock Program, and Speech Vocabulary for vocabulary expansion connector for audio interface Power Input 10 connectors · vater TMS5200/5220 Socket for TMS6125 Voice Synthesis Amplifier Voice Synthesis Memory and Filter Processor

A. Structure: (See Figure 2-1)

Figure 2-1

B. System Control Unit

- TI's TMS5200 or TMS5220 Voice Synthesis Processor is the speech synthesizer of the speech synthesis system.
- The host controller of the system (SSB-MPF) is the Z-80 CPU on MPF-I.
- C. Memory: featuring strong vocabulary expansion ability.
 - The memory chip TMS2532 on the board is used to store speech data and utility programs for demonstration purpose.



PROG 1 :	Time-clock program
CHECK-CODE:	For self-test purpose. Press Key
	(ADDR) 51DC and Key (GO), you Will
	hear the system "speak" all the
	vocabulary stored in it.
PROG 2 :	Speech program utility
BLANK :	Storage area for users' data or program
DATA :	Speech vocabulary

- 2) The two sockets, U3 and U4, are reserved for two optional memory chips of TMS2532 to expand SSB-MPF vocabulary.
- 3) A socket (U7) is reserved for TMS6125, the 32K bits ROM, which functions as the advanced Voice Synthesis Memory (VSM) for storing speech data.

- D. System input/output devices:
 - The data input device of the speech synthesis system is the keyboard of the MPF-I.
 - The data output devices of the system are the
 speaker and a six-digit display panel above the keyboard.
 - An external speaker can be connected to the SSB-MPF with audio jumper wire, Jumper 2.
- E. System power supply: It only needs 5V, 200mA to operate.
- F. System interface: Two 40-pin male double-head cable connectors are used for any possible external connection such as interfacing with MPF-I or with our EPB-MPF (EPROM Programmer Board).

... FUNCTIONAL DESCRIPTION

The major functional units of the SSB-MPF are shown in figure 3-1 and described below:





Figure 3-1 Block Diagram of SSB-MPF

- Voice Synthesis Processor:
 - a) TI's solid state speech chip (TMS5200 or TMS5220) is used as VSP of the unit. It can fetch speech data and programs stored in memory chips such as TMS2532, and reproduce or synthesize human voice through filter/amplifier and speaker.
 - b) The TMS5200 or TMS5220 VSP operates on Linear Predictive Coding (LPC) method, which converts analog speech data to digital data that are suitable for processing by VSP. The TMS5200 can access LPC-encoded data stored, in memory and convert the data into sound signal of specific pitch and amplitude.

- 2) Speech Data EPROM: The maximum memory capacity of the system can be expanded to 12K bytes by adding two more additional TMS2532 memory chips to the system. The speech data is encoded in LPC which provides a speech quality comparable to that of voices generated by Pulse-Coded Modulation (PCM) system. Furthermore, it only takes 1200 bits to memorize the speech data that is produced in one second in the LPC system. In the PCM system, it takes 64,000 bits to memorize the speech data that is produced in one second.
- 3) System Z-80 Controller: The Z-80 CPU on the MPF-I is used as speech synthesis system controller. It accepts the commands from MPF-I keyboard and fetches the speech programs.
- Filter: A low-pass filter is used to generate smooth and clear speech signal.
- Amplifier: An audio amplifier is used to drive the 8 Ohm speaker.

Ⅳ.INSTALLATION PROCEDURES

- Make sure that the SSB-MPF and MPF-I are not plugged to electricity power sources before connecting the SSB-MPF and MPF-I.
- 2) Connect the SSB-MPF to MPF-I with a 40-pin female double-head cable connector.
- 3) Connection of the speech synthesis system with audio data output devices should be done in the following steps:
 - A. If the system is to use the speaker of the MPF-I: Scratch out the printed circuit of Jumper 2 at the back of the MPF-I, and then plug the jumper wire of the system. Both ends of the jumper wire are fitted with a two-pin female double-head plastic socket. Plug one end of the jumper wire to the two pins in the upper right corner of the SSB-MPF and the other end to the two pins marked with Jumper 2 in the upper left corner of the MPF-I.



- B. If the system is to use an external speaker: Connect the audio jumper wire of SSB-MPF to the external speaker.
- 4) Connect the SSB-MPF and MPF-I to power sources: A. An adaptor (9V, 600mA, Output) is plugged to the power socket in the upper right corner of MPF-I.
 - B. An adaptor (9V, 200mA, Output) is, then, plugged to the power socket in the upper left corner of the SSB-MPF.
 - Note: The power source for the SSB-MPF can ONLY be connected after the power source for MPF-I has been connected.

Now, we have completed the installation procedures, and will proceed to test our speech synthesis system, SSB-MPF.

V.OPERATION PROCEDURES

Once your SSB-MPF have been interfaced, the system is ready for test run. To test run the system, our Time-clock Program is used for you to familiarize with the operations of the system. The running of our Time-clock Program is as easy as adjusting the time of a digital watch.

Before running the Time-crock Program on the system, you have to set the time of the system to the current time. After you have keyed in the time, press key (ADDR) 5000 and key (GO). The system will start displaying time on its six-digit display panel, and it will announce the time in English in an interval of one minute. For example, if the display panel of the system shows 09:21:58, the system will announce in English "Nine, twenty-two" after two seconds, while the display panel showing 09:22:00. A full sentence --"It is X o'clock AM (or PM)"--will be heard each hour as long as the Time-clock Program is kept on.

If the current time is 9:53 a.m., the steps you have to follow in executing the Time-clock Program are as follows:

You will be amazed at how the system works. If it doesn't work, please check if the SSB-MPF is operated correctly and try again.

₩. VOICE VOLUME AND PITCH ADJUSTMENT

Sound reproduced by the system can be easily adjusted for desirable effects.

- A. the Adjustment of VR-1:
 - To lower the voice pitch, turn the adjusting screw of VR-1 (variable resistor-1) clockwise.
 - To increase the voice pitch, turn the adjusting screw of VR-1 counterclockwise. This may require more than one or two turns, depending on the efficiency of the speaker used.
- B. The Adjustment of VR-2:
 - To lower the voice volume, turn the adjusting screw of VR-2 clockwise.
 - To increase the voice volume, turn the adjusting screw of VR-2 counterclockwise.

This also may require more than one or two turns, depending on the efficiency of the speaker used.


VI . SPECIFICATIONS

l) Power Requirement:	+5V, <u>+</u> 5%, 200mA				
2) Connector :	D-Connector double-head 40 holes				
3) Size :	Width - 10.9 cm Length - 15.8 cm				
4) Environment :	Operating temperature 0°C to 40°C Storage temperature 125°C to 80°C Relative Humidity Noncondensing up to 90%				

VIII. APPENDICES

I. SCHEMATIC

- Standard vocabulary: A memory chip, TMS2532, with standard vocabulary is installed in the system which is a standard memory device.
- 2) Optional Vocabulary:
 - a) A total of eight optional EPROM memory chips available in eight standard packages is offered by Multitech.
 - b) The optional memory chips are offered for your vocabulary expansion.
 - c) You can acquire these optional memory chips from local Multitech distributors.



2. TIME-CLOCK PROGRAM

.

LOC	OBJ CODE	M ST	MT SOURCE	CLOCK ENGI STATEMENT	LISH		PAGE 1 ASM 5.9
			7 ;Writ 8 ;Rout 9 ;Demo 10 ;This 11 ;Befo 12 ;incl 13 ;For 14 ; 15 ; 16 ; 17 ;	* SSB ******** RIGHT, MULT ten by Yung program 15 program 15 program 15 program 15 SECOND MINUTE HOUR AM/PM	-MPF CI s Jui Cho s is 5000 f SSB-MPJ s to tell this pr ND, MINU buff 1/ 1/ 1/	7. Talking clock l you the curren ogram, set the t TE, HOUR, and AM	* ** 1982. nt. in English. t time. ime buffer PM flag. me indicate 58 55 10 BITO *
5000 5000	F3		19 ; 20 SCAN1 21 PORT 22 HEX7S 23 24 25	eq u Eq u	0624H OFEH 066DH 5000H	;Utility Subrou ;I/O port of SS ;Utility Subrou	tine of MPF-1 B-MPF
5001	DD21031A	R	26 27 ; 28 ;ONES 29 ;thre 30 ;proc	e Subrouti			
5005 5007	0664 CD2406		31 ; 32 ONESE 33 LOOP1 34	C LD CALL	B,100 SCAN1	;SCAN1 total e ;is about 9.95	
500A 500C 500F	10FB CD1750 CD3651	R		DJNZ CALL CALL 2 is used a	LOOP1 TMUPDT BFUPDT as addit		
5012 5013 5015	00 10FD 18EE			NOP DJNZ JR DT is time-	LOOP2 ONESEC -buffer	updata	
5017 501A 501D 501F	218751 11001A 0603 37	R R	46 ;rout 47 ; 48 TMUPD 49 50 51 52		HL,MAXT. DE,SEC B,3		rry flag, to add 1
5 00 0			55;isl 56;	ess than th	he follo	a in MAX-TABLE i wing loop is nul	
5020 5021	1A CE00		57 TMINC 58	LD ADC	A,(DE) A,O		

LOC	Obj code	м	STMT	SOURCE	CLOCK ENG STATEMENT	LISH	PAGE 2 ASM 5.9
5023 5024 5025 5026 5028	27 12 96 3801 12		59 60 61 62 63 64	COMPL	DAA LD SUB JR LD	(DE),A (HL) C,COMPL (DE),A	;compare with max_table
5029 502A 502B 502C 502E 5031 5032	3F 23 13 10F2 3A021A A7 200C	R	65 66 67 68 69 70 71 72 73		CCF INC DJNZ LD AND JR	HL DE TMINC A,(HOUR) A NZ,CONT	;complement carry flag ;if reach max force ;add 1
5034 5035 5038	3C 32021A 3A111A	R R	73 74 75 76 77		INC LD LD	A (HOUR),A A,(APMFLG)	;if not reach count ;continue
503B 503D 5040 5043 5044 5047	EE01 32111A 3A001A A7 CC4850 C9	R R R	78 79 80 81 82 83	CONT	XOR LD LD AND CALL RET	O1H (APMFLG),A A,(SEC) A Z,SPEAK	;One minute is up ?
			84 85 86 87 88 90 91 92 93 94 95 96 97 98 999	; SPEAK ;is re ;follo ; ; ; ; ;	ach. It in wing: 1. Al 2. Cl 3. Cl 4. Sl 5. Sl 6. G(HKOCK- check the time ETPM - set PM fla PKPM - speak PM a the speech	outines as the decision status each other o'clock ag and save h address routine count the
5048 5049 504A 504C	08 D9 3E02 32001A	R	100 101 102 103 104 105	; SPEAK	EX EXX LD LD	AF,AF' A,2 (SEC),A	;compensate timing ;lose during the
504F 5052 5055 5056 5057 5059 505A	218A51 3A021A 87 5F 1600 19 22091A	R R R	106 107 108 109 110 111 112 113		LD LD ADD LD LD ADD LD	HL, HOUR MIN A, (HOUR) A, A E, A D, O HL, DE (TLKHOR1), HL	;speech routine
505D	3A111A	R	114 115 116	APMDEC		A, (APMFLG)	;this routine decide AM ;or PM ;define bit0=0,AM

. .

LOC	OBJ CODE	м	STMT		CLOCK ENG		PAGE 3 ASM 5.9
			117				; bit0=1,PM
5060	CB47		118		BIT	0,A	
5062	200B		119		JR	NZ, SETPM	;set PM
5064	21D451	R	120		LD	HL, AM	,
5067	E5		121		PUSH	HL -	
5068	FD219551	R	122		LD	IY, PM	
506C	C37750	R	123		JP	CHANGE	;change AM to PM
0000	001100		124			Shinds	or PM to AM
506F	21D551	R	125	SETPM	LD	HL, PM	, of The CO AM
5072	E5		126	OBILM	PUSH	HL HL	
5073	FD210451	R	127		LD	IY, AM	
5077	FDE3		128	CHANGE	EX	(SP),TY	
5079	E1		129	CHANGE	POP	HL	
507A	FD7E00		130		LD	A,(IY)	
507D	CB47		131		BIT	0,A	
507F	2009		132		JR	NZ, SPKPM	;PM is speaking
5081	2ACE51	R	133		LD	HL, (AMADDS)	, FW IS Speaking
5081	220F1A	R	134		LD	(APMTLK),HL	APMTLK choice talk
0034	220114	a	135		10	(APAIDA), HD	AM or PM
5087	C39050	R	136		JP	CHKOCK	, Am Of PM
5087 508A	2AD051	R	137	SDKDM	LD		
508A 508D	220F1A	R	137	SPKPM	LD	HL, (PMADDS)	
5090	3A011A	R	139	снкоск	LD	(APMTLK),HL	inhonis the elelect
		R		CHROCK		A,(MIN)	;check the o'clock
5093	FEOO		140 141		CP	0 NZ CNEWLN	;time
5095	2021		141		JR	NZ, CNTMIN	;if minute is not
							;zero check the
			$143 \\ 144$;actual minute no.
			145 146 147 148 149 150 151	;includ ;GO* ro	le AM,PM outine sa and MINU?	to tell o•clock ave all the upda NE. Speech routi	te time
5097	21CA51	R	152	00	LD	HL.IT	
5097 509A	CD4E51	R	153		CALL	START	;speak "it"
509D	21CC51	R	154		LD	HL, IS	, speak it
50A0	CD4E51	R	155		CALL	START	;speak "is"
50A3	2A091A	R	156		LD	HL, (TLKHOR1)	, Speak 15
5045	CD4E51	R	157		CALL	START	
50A0	210251	R	158	,	LD	HL, JUST	
50A5	CD4E51	R	159		CALL	START	;speak "o•clock"
50AC	210F1A	R	160		LD	HL, APMTLK	, speak of crock
5082	CD4E51	R	161		CALL	START	;speak AM or PM
50B2	D9		162		EXX	START	, Speak AM OI FM
5086	08		163		EX	AF,AF'	
50B7	C9		164		RET	Ar, Ar	
3087	69		165		RE1		
			166				
			167	CNTHIN	routin	e to count the u	ndata minutas
			168 169	;for th	ne GO rom	utine to tell ac r and minutes.	
		_	170	;			
50B8	3A011A	R	171	CNTMIN	LD	A,(MIN)	
50BB	FE10		172		CP	10H	
50BD	3839		173		JR	C, CNTMN2	
50BF	FE20		174		CP	20H	

LOC	OBJ CODI	ЕM	STMT	SOURCE	CLOCK ENC STATEMENT	LISH		PAGE 4 ASM 5.9
50C1 50C3 50C6 50C8 50CB 50CC 50CD	3858 3A011A E60F 218A51 87 85 6F		175 176 177 178 179 180 181	CNTMN3	JR LD AND LD ADD ADD LD	C,CNTMN1 A,(MIN) OFH HL,HOUR_MIN A,A A,L L,A		
50CE 50D1 50D4 50D5 50D6 50D7 50D8	220014 3A011A OF OF OF OF EGOF	R	182 183 184 185 185 186 187 188		LD LD RRCA RRCA RRCA RRCA AND	(TKMIN2),HL A,(MIN) OFH		
50DA 50DD 50DE 50DE 50DF 50E0	21BE51 87 85 6F 220B1A	R R	189 190 191 192 193 194 195	; ;G03 rc	LD ADD ADD LD LQ Dutine is	HL,TXBLE_MIN A,A A,L L,A (TLKMIN1),HL to tell minute	time	
5053 5066 5069 5060 5060	24091A CD4651 24081A CD4651 24001A	12 R R R R	195 197 193 199 200 201 202	;above ; ; ; ; ; ; ; ; ;	20. LD CALL LD CALL LD	HL,(TLKHOR1) START HL,(TLKMIN1) START		
50F2 50F5 50F6 50F7 50F8 50F8	CD4E51 D9 08 C9 3A011A E60F	R R	203 204 205 206 207 208	CNTMN2	CALL EXX EX RET LD AND	'IL,(TKMIN2) START AF,AF' A,(MIN) OFH		
50FD 5100 5101 5102 5103	218451 87 85 6F 220D14	R R	209 210 211 212 213 214	;	LD ADD ADD LD LD	HL,HOUR_MIN A,A A,L L,A (TKMIN2),HL	м,	
5106 5109 510C 510F	2A091A CD4E51 21D651 CD4E51	R R R	215 216 217 218 219 220 221	;GO2 ro ;range ; GO2	from 01 1 LD CALL LD CALL	to tell time to 09 minutes. HL,(TLKHOR1) START HL,OH START	;speak ;speak	HOUR word "OH"
5112 5115 5118 5119 511A 511B 511E	2A0D1A CD4E51 D9 08 C9 3A011A 218A51	R R R	222 223 224 225 226 227 228	CNTMN1	LD CALL EXX EX RET LD LD	HL, (TKMIN2) START AF, AF' A, (MIN) HL, HOUR MIN	;speak	minute
5121 5122 5123 5124	87 85 6F 220D1A	R	229 230 231 232	•	ADD ADD LD LD	A,A A,L L,A (TKMIN2),HL		


•

LOC	OBJ COD	E M	STMT	SOURCE	CLOCK EN STATEMEN	GLISH T	PAGE 5 ASM 5.9
			233 234 235	; ;GO1 r ;range	outine i between	s to tell minute 10 to 19.	time
5127 512A 512D	2A091A CD4E51 2A0D1A	R R R	236 237 238 239	; GO1	LD CALL LD	HL,(TLKHOR1) START HL,(TKMIN2)	
5130 5133 5134 5135	CD4E51 D9 08 C9	R	240 241 242 243		CALL EXX EX RET	START '	
			244 245 246 247	; ;BUFPD ;It tal ;	Γ dis kes 914	play time buffer cycles.	is updataed here
5136 5139 513C 513E	21031A 11001A 0603 1A	R R	248 249 250 251	BFUPDT PUTBF	LD LD LD LD	HL,OUTBF DE,SEC B,3	
513F 5142 5143 5145	CD6D06 13 10F9		252 253 254	10151	CALL INC DJNZ	A,(DE) HEX7SG DE PUTBF	
5146 5147	2B 2B CBF6		255 256 257 258		DEC DEC SET	HL HL 6,(HL)	;set decimal point of ;hour
5149 514A 514B	2B 2B CBF6		259 260 261 262		DEC DEC SET	HL HL 6,(HL)	;set decimal point of
514D	C9		263 264 265	; ; start	RET is speed	ch routine of TMS	;minute ;return when B=0 5200
514E 514F 5150	4E 23 46		266 267 268 269	; START:	LD INC LD	C,(HL) HL B,(HL)	
5151 5152 5153 5155	C5 E1 0610 3EFF		270 271 272 273	RESET	PUSH POP LD LD	BC HL B,10H	
5157 5159 515C	D3FE CD8051 10F7	R	274 275 276	REDET	OUT CALL DJNZ	A,OFFH (Port),A Dely Reset	;reset TMS 5200
515E 5160 5162 5165	3E60 D3FE CD8051 7E	R	277 278 279 280	SEND1	LD OUT CALL LD	A,60H (PORT),A DELY A,(HL)	;activate TMS 5200
5166 5168 516B 516C	D3FE OD8051 23 DBFE	R	281 282 283 284		OUT CALL INC IN	(PORT), A DELY HL A, (PORT)	;send the speech data
516E 5170 5172	CB7F 28F3 7E		285 286 287		BIT JR	7,A Z,SEND1	;check the status of ;TMS 5200
5173	7E D3FE		288 289 290	SEND2	LD OUT	A,(HL) (PORT),A	;continue to send ;speech data


POC	OBJ CODE	М	STMT	SOURCE	CLOCK EN STATEMEN	GLISH T	PAGE J ASM 5.9
5175 5178 5179 5178 5170 517F 5180 5181 5183 5183 5185 5186	CD8051 23 DBFE CB7F 20F3 C9 C5 06FF 10FE C1 C9	R	291 292 293 294 295 296 297 298 299 300 301 302 303 304	DELY	CALL INC IN BIT JR RET PUSH LD DJNZ POP RET	DELY HL A,(PORT) 7,A NZ,SEND2 BC B,OFFH \$ BC	
5187 5188 5189	60 60 13		305 306 307 308 309	MAXTAB HOUR M	DEFB DEFB	60H 60H 13H	;table used in both
518A 518C 518E 5192 5194 5196 5194 5196 5197 5196 5197 5196 5197 5196 5194 5196 5194 5196 5194 5196 5194 5196 5182 5184 5186 5184 5186 5184 5186 5185 5184 5186 5185 5184 5186 5186 5185 5186 5186 5186 5186 5186	B05F 0054 5854 2856 9854 2855 2855 2056 B85F B85B 205C B85B 205C B85B 205C B85F B85F B85F B85F B85F B85F B85F B85B 205C B85B 205C B85F B85F B85F B85F B85F B85F B85B 205C B85B 205C B85B 205C B85F B85F B85F B85F B85F B85F B85B B85F B85F B85F B85F B85F B85F B85F B85F B85F B85F B85F B85F B85F B85F B85F B05C		310 311 312 313 314 315 316 317 318 320 321 322 323 324 325 326 327 328 326 327 328 326 327 328 323 3314 3326 327 328 326 327 328 3331 3332 3334 3356 337 338 336 337 338 336 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 338 337 338 338 337 338 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 337 338 3	TXBLE_	DEFW DEFW DEFW DEFW DEFW DEFW DEFW DEFW	5FB8H 56A0H 5810H	;HOUR and MINUTE ;PAUSE ;ONE ;TWO ;THREE ;FOUR ;FIVE ;SIX ;SEVEN ;EIGHT ;NILL (A) ;NULL (A) ;NULL (C) ;NULL (D) ;NULL (E) ;NULL (E) ;NULL (E) ;NULL (E) ;NULL (E) ;TULL (F) ;TEN ;ELEVEN ;TEN ;TEN ;THRTEEN ;SEVENTEEN ;SIXTEEN ;SIXTEEN ;SIXTEEN ;SIXTEEN ;SITEEN ;NIETEEN ;NIETEEN ;TUETEEN ;TUETEEN ;TUETEEN ;NIETEEN ;NULL ;TEN ;TUEN ;TUEN ;TUEN ;TUEN ;TUEN
51C4 51C6 51C8	D057 185A 605A		341 342 343 344	IT	DEFW DEFW DEFW	5A18H 5A60H	;THIRTY ;FORTY ;FIFTY ;word "it" address
51CA 51CC	105E 485E		345 346 347 348	IS	DEFW DEFW	5E10H 5E48H	;word "is" address

LOC	OBJ CODE N	I STMT	SOURCE	SLOCK ENG SFATEMENT	GLISH C	PAGE 7 ASM 5.9
		349	AMADDS			
51CE	A85C	350		DEFW	5CA8H	· AM data adduce
		351	PMADDS		0.040m	;AM data address
51D0	F85C	352		DEFW	5CF8H	;PM data address
		353	JUST		001011	, rm data address
51D2	605D	354		DEFW	5D60H	;o'clock data
		355	AM			JO EIOER data
51D4	00	356	-	DEFB	0	
		357	PM			
51D5	01	358		DEFB	1	
E 1 D C	0000	359	он			;speech data "OH"
51D6	E05D	360		DEFW	5DEOH	
		361	;			
		362	;RAM Bu	ffer sta	rting ad	dress
1400		363	;			
1400		364	mup n	ORG	1A00H	
		365 366	TMBF			;Time Buffer for HOUR,
1400		367	0.00		_	;MINUTE and SECOND.
1401		368	SEC MIN	DEFS	1 .	
1402		369	HOUR	DEFS	1	
1403		370	OUTBF	DEFS	1	
1409		371	TLKHOR1	DEFS DEFS	6	
1A0B		372	TLKMIN1		2	
1AOD		373	TKMIN2	DEFS	4	
1AOF		374	APMTLK	DEFS	2 2 1	
1A11		375	APMFLG	DEFS	ĩ	
		376		END	•	

.



-34-




37-


Flowchart BFUPDT 1. Load display buffer to HL 2. Load time buffer to DE Set Counter B=3 HOUR, MINUTE, for and SECOND Display timing from SECOND TO HOUR Decrease B NO B⇒ Yes Set decimal point RET

Update Display Buffer


-36-



- 37 -



-38-



3. TMS5200 VOICE SYNTHESIS PROCESSOR

DATA MANUAL

TABLE OF CONTENTS

1.	INTRODUCTION	
	INTRODUCTION	4 5
		4 5
		4 5
	1.3 Device Operation	4 J 4 E
2.		4 3
4.		
		45
3.		
		45
	3.2 Ready	46
	3.3 Interrupts	17
		17
4.	VOICE SYNTHESIS MEMORY	
		47
5.		• '
۷.		19
		19
		19
	ora oracio riogister	19
		9
6.	DESCRIPTION OF COMMANDS	
		50
		50
		0
		0
		1
	open externet	-
		1
_		1
7.	POWER-UP CLEAR 5	
	5	1
8.	SPEECH SYNTHESIS	
		1
		2
		2
		4
9.		*
a.	ELECTRICAL CHARACTERISTICS	·
		4
		4
		4
	9.4 Static Discharge Protection 55	5
	5	5
10.	ENVIRONMENTAL	
		5
	10.2 Humidity	Ŧ
11.		2
	20+ III OUD-MII Plastic Packages	-
	The thirdsgrindent and Punctions	5
	11.3 Terminal Assignments	7 ·
	5	,

APPENDICES

	БO
System Clocks	 28

LIST OF ILLUSTRATIONS

· A

Figure 1	Voice Synthesis Processor Block Diagram	6 7
Figure 2	mus area function Timing	8
Figure 3 Figure 4	Development Diagram	2
Figure 5	B D - Contras Langebre D - Contras -	2
Figure A-1	TMS 520J/TMS 5210/20 Oscillator Options 5	0

LIST OF TABLES

	RS and WS Function	46
Table 1	KS and WS Function	50
Table 2	RS and WS Function	52
Table 3	Parameter Coding	54
Table 4	Parameter Coding	

1. INTRODUCTION

1.1 SCOPE

This manual describes in detail the functional characteristics of a linear predictive coding (LPC) speech synthesis device, the TMS 5200. In addition to this document, the user may wish to refer to the TMS 6100 128K bit ROM electrical specification.

1.2 KEY FEATURES

- High-quality voice communication from a microcomputer system
- Low-data-rate LPC encoding
- Low cost P-channel MOS technology
- +5 V and -5 V supplies only
- Interrupt-based service requests
- TTL compatible

1.3 DEVICE OPERATION

The TMS 5200 Voice Synthesis Processor (VSP) enables verbal communication with a microcomputer based system. The VSP is fabricated using P-channel MOS technology and is TTL compatible.

Speech data that has been compressed using pitch-excited linear predictive coding (LPC), is supplied to the VS' either by the CPU or by direct serial access of a Voice Synthesis Memory (VSM). The VSP decodes this data to corstruct a time-varying digital filter model of the vocal tract. This model is excited with a digital representation of either glottal air impulses (voiced sounds) or the rush of air (unvoiced sounds). The output of this model is passed through an eightstate digital-to-analog converter to produce a synthetic speech waveform.

The VSP has been designed to minimize the data rate required to produce synthetic speech and to simplify the interface with the host CPU. The CPU may service the device either in a polled fashion, by monitoring device status, or by responding to interrupt service requests generated by the VSP. A simplified block diagram of the VSP is shown in Figure :.

2. SYSTEM CLOCK

This manual describes all VSP timing based on an 8-kHz sample rate (limiting the output frequency to 4 kHz) and a 40-Hz frame rate (the rate at which new speech data is fetched and processed). This requires the internal RC oscillator in the VSP to run at 640 kHz. The user has the mask-programmable option of balancing the internal oscillator with a resistor (completing the RC network) or with a ceramic resonator (see Appendix A).1

The 640-kHz clock is divided by four to produce two major phases, PHI-1 and PHI-2, with corresponding precharge clocks, PHI-3 and PHI-4 (see Appendix A). All control and timing operations within the VSP occur on one of the two 6.25-microsecond major phases. Twenty of these 6.25-microsecond bit times comprise each sample period (8-kHz sample rate). Twenty-five of these 125-microsecond sample periods make up one .3.25 millisecond interpolation interval, eight of which (ICO-IC7) make up the 25-millisecond frame period. During IC0, new speech data is transferred to the Synthesizer, at a 40-Hz frame rate.

3. CPU INTERFACE

The CPU interface consists of an eight-bit bidirectional data bus (D0-D7), separate selects for read operations and write operations ($\overline{RS} \& \overline{WS}$), a ready line for synchronization (\overline{READY}) and an interrupt line (\overline{INT}) to indicate a status change on the VSP that requires CPU attention.

¹When using a ceramic resonator, the internal oscillator runs at one half the rate of the RC Network. A divide-by-two instead of a divide-by-four RC Network is used to generate system clock signals.




FIGURE 1 - VOICE SYNTHESIS PROCESSOR BLOCK DIAGRAM

1.1 RS AND WS

VSP activity on the memory data bus is controlled by the select lines as shown below.

TABLE 1 - RS AND WS FUNCTION

RS	ws	BUFFER CONDITION
н	н	High impedance state
н	L	Input to VSP. Some other device must be driving the bus (typically the CPU)
L	H	Output from VSP. No other device should be driving the bus at this time.
L	L	Illegal condition. Results not predictable.

It is important to note that no device can successfully complete a Read cycle (from the VSP) while WS is active (low) nor can a successful Write cycle (to the VSP) be carried out while RS is active (low).

3.2 READY

The VSP is a "Slow Memory"² device requiring wait states from the CPU to successfully complete a memory cycle. The effect of inserting wait states into memory access cycles is to extend the minimum allowable access time by one clock period from each wait state. The VSP controls the number of wait states executed by the CPU with the Ready signal. The logic timing for typical read and write cycles to the VSP is shown in Figure 2.




FIGURE 2 - READ & WRITE CYCLES TO THE VSP

The Ready line on the VSP goes high immediately when \overline{RS} or \overline{WS} goes active (low) to let the CPU know that the data transfer cycle cannot yet be completed. When the VSP has established stable data on the data bus (in the case of \overline{RS}) or has completed latching data in from the data bus (in the case of \overline{WS}), the Ready line will go low indicating that the CPU may complete the data transfer cycle.

3.3 INTERRUPTS

The interrupt line (INT) indicates changes in the status of the VSP that may require CPU attention. INT goes active (Iow) when any of the following occur:

- Talk Status (TS) makes a one-to-zero transition indicating the end of speech processing.
- Buffer Low (BL) makes a zero-to-one transition indicating that more phrase data needs to be supplied to the FIFO for Speak External Command.
- Buffer Empty (BE) makes a zero-to-one transition indicating that the CPU failed to supply data fast enough for a Speak External Command.³

INT goes inactive (high) when the Status Register is read, or if the Reset instruction is executed.

4. VOICE SYNTHESIS MEMORY (VSM) - (TMS 6100)

In addition to receiving speech data from the CPU, the VSP may directly access up to 16 TMS 6100's (128K-bit serial ROM) with no external hardware required. This is accomplished with a four-bit parallel bus (ADD8,4,2,1), (ADD8 is multiplexed as the Data Out line), two control lines (MO, M1), and a synchronizing clock (ROMCLK).


²Slow Memory devices are those devices that cannot properly respond to system memory cycles within the minimum access time as deter mined by the CPU clock rate.

³An interrupt will be generated at the initiation of a Speak External Instruction if BE was previously low.

The TMS 6100 is a mask programmable 128K-bit-Read-Only Memory internally organized as 16K words of eight bits; externally it appears as 128K X 1. Once the 20-bit address (14 bits to select a byte within the device, four chip select bits, two bits ignored) is loaded through ADD1, ADD2, ADD4, and ADD8 in five Load Address sequences, data is read out bit-wise by toggling a control pin (M0). The ROM contains an on-chip address counter which is incremented every eight bits (eight toggles of M0). The four internal chip select bits are a mask programmable option, and allow parallel connection of up to 16 ROMs (about 30 minutes of speech) without the need of external select circuitry.

мо	M1	FUNCTION
L	L	Idle - The passive NOP state of TMS 6100
Ĺ	н	Load Address — The four bits of data on ADD8,4,2,1 are loaded to the internal address register at the location indicated by the TMS 6100 Load Pointer. After each Load Address function, the Load Pointer is advanced to the left by four bit positions to allow the next most-significant nibble of the address to be properly loaded.
		The first read function ⁴ , following a Load Address function, resets the Load Pointer to the LS bit and initiates a ROM access to, fetch the address data byte. This is the only function of this "Dummy Read". No data is transferred out of VSM until the second read function following a Load Address.
н	L	Read – When the addressed data byte has been fetched and stored in the VSM Data Register, it is ready to serially transferred out starting with the MSB. Each successive read function causes the next least-significant bit to be driven on the Data Out line of the VSM that is cur- rently selected.
		The next data byte is being fetched at the same time the serial transfer is taking place so that when the last bit of the current byte is transferred, the VSM Data Register can be reloaded- without delay. When the Read function immediately follows a Load Address function, it is treated as a
н	н	"Dummy Read". No data is transferred, but the Load Pointer is reset and ROM access is initiated. Read & Branch – Starting at the current address, two bytes are fetched from ROM to form a
		Read & branch - Starting at the current address, the break at received momentum terms of the Address 16-bit word. The 14 low-order bits of this word replace the 14 low-order bits of the Address Register. The Load Pointer is then reset and a ROM access initiated to fetch the byte at this new address.*

Figure 3 shows a typical sequence of loading the Address Register and reading two data bits back. For more critical timing constraints, consult the TMS 6100 Electrical Specification.



NOTE: A0 is the LSB in 6100 address.

FIGURE 3 -- TMS 6100 FUNCTION TIMING

⁴A minimum of two Loed Address instructions are required to change the VSM address. •Reed & Branch will not work with multiple VSM systems. Bus contention will occur.

-48-

5. I/O STRUCTURE

The VSP has two input holding registers, a Command Register and a 128-bit FIFO Buffer, and two output holding registers, the Data Register and the Status Register. On a Write cycle from the CPU, when WS becomes active (tow), the control logic of the VSP routes data from the Memory Data Bus to either the FIFO Buffer (if a Speak External command is executing) or the Command Register (all other cases). Once this data has been latched in, the VSP signals completion of the data transfer to the CPU by lowering the Ready Line to its active (low) condition. Similarly, on a Read cycle, when RS goes active (low), the VSP puts either the contents of the Data Register on the bus (if the preceding command was a Read Byte command) or the contents of the Status Register (all other cases).

5.1 COMMAND REGISTER

The Command Register receives command data from the Memory Data Bus and holds it for the Controller to interpret and execute. The VSP behaves as an attached processor to the host CPU and performs its synthesis tasks when appropriate commands are sent by the host CPU. For details on available commands and format, see Section 6.

5.2 FIFO BUFFER

The 128-bit FIFO Buffer is organized as a 16-byte parallel-in, serial-out buffer. This buffer is used to hold speech data passed from the CPU to be processed by a Speak External command in the VSP. As required by the synthesis section, data is shifted out serially starting with the LSB from the "First-In" byte. When this byte has been exhausted, the tack ripples down one byte and begins shifting out bits from the new "First-In" byte. A Stack Pointer keeps track of the location of the "Last-In" byte and data from the CPU is always loaded just above this location. When the stack becomes less than half full (i.e., eight byte locations are void of data), the buffer-low status condition (BL) becomes true. This signals the CPU that more data should be provided to the VSP. "Under worst-case conditions, the buffer will be completely empty in two more frame periods (50 milliseconds), and invalid data will be processed as external speech data. As a Fail-Safe measure, if the buffer does reach such a condition, the buffer empty status (BE) becomes true and the Talk Status Latch is reset causing speech to terminate immediately. To resume speech with data provided by the CPU, another Speak External command must be issued.

5.3 DATA REGISTER

The eight bit Data Register is organized as a serial-in, parallel out Holding Register. This register is used by the VSP to formulate a byte of data from serial data fetched from the VSM during the execution of a Read Byte command. Data is loaded to the Data Register so that the last bit loaded is in the least significant bit location (D7). When the Data Register has been loaded and RS goes active (low), this byte is transferred to the Memory Data Bus (D0 = MSB). The Ready Line goes low when the data is stable.

5.4 STATUS REGISTER

The three bits of the Status Register provide up-to-date information to the CPU on the state of the VSP. The Status Register may be read at any time except immediately after passing a Read Byte command to the VSP. When \overline{RS} goes active (low) the VSP routes the status data to the Memory Data Bus (D0 = TS; D1 = BL; D2 = BE) and lowers the Ready Line to indicate the data is stable.

- TS Talk Status is active (high) when the VSP is processing speech data. Talk Status goes active at the initiation of a Speak command or after nine bytes of data are loaded into the FIFO following a Speak External command. It goes inactive (low) when the stop code (Energy = 1111) is processed, or immediately by a buffer empty condition or a reset command. Audio output is interpolating to zero during this frame and is terminated on the next frame boundary.
- BL Buffer Low is active (high) when the FIFO Buffer is more than half empty. Buffer Low is set when the "Last-In" byte is shifted down past the half-full boundary (becomes the eight data byte) of the stack. Buffer Low is cleared when data is loaded to the stack so that the "Last-In" byte lies above the half-full boundary and becomes the ninth data byte of the stack.
- BE Buffer Empty is active (high) when the FIFO Buffer has run out of data while executing a Speak External command. Buffer Empty is set when the last bit of the "Last-In" byte is shifted out to the Synthesis Section. This causes Talk Status to be cleared. Speech is terminated at some abnormal point and the Speak External command execution is terminated. Data from the Memory Data Bus is once again routed to the Command Register.

6. DESCRIPTION OF COMMANDS

The VSP operates under the control of the CPU to a minimal degree. The CPU passes commands to the VSP which initiate an activity but the CPU is not involved in carrying out that activity. Commands available to the CPU and the format for commands are shown below:

DATA BUS COMMAND CODE (D0-D7)*	OPERATION	
X000XXXX	NOP	
X001XXXX	READ BYTE	
X010XXXX	NOP	
X110XXXX	SPEAK EXTERNAL	
X011XXXX	READ & BRANCH	
X100AAAA	LOAD ADDRESS	
X101XXXX	SPEAK	
X111XXXX	RESET	

A - Address

X = Don't Care

When WS becomes active (low), assuming a Speak External command is not presently executing, the data on the memory <u>data bus</u> is latched into the command register. Once the transfer has been completed, the VSP activates (low level) the Ready line to release the CPU and begins interpreting and executing the command. Command execution for each instruction is described below.

If the user tries to pass a command to the VSP while another command is executing, the new command will not be accepted until the previous command is completed. The VSP keeps the CPU executing wait states until it is ready to accept a new command. Appendix C lists execution times for each command.

6.1 READ BYTE

The Read Byte command allows the CPU to access data stored in the TMS 6100 VSM. Read Byte causes the next eight bits to be read from the VSM (ignoring byte boundaries). These bits are packed into the data register so that the last bit read from VSM is in the least-significant-bit position (D7). When RS goes active (low), and before initiation of a new instruction, this data byte is placed on Do-D7.

This eight bit transfer from the VSM requires 80 microseconds. If \overrightarrow{RS} should become active before the data register is completely loaded and ready to be transferred, the VSP keeps the CPU executing wait states (by not lowering the **Ready** line) until the data transfer from VSM is complete and the Data Byte is stable on the Memory Data Bus. At this time the Ready line is activated and the CPU may accept the Data byte to complete the memory cycle.

6.2 READ AND BRANCH

The Read & Branch command causes the VSP to initiate a Read and Branch function on the VSM (see VSM description). The VSP is not able to access the VSM for 240 microseconds after executing this command.

6.3 LOAD ADDRESS

The Load Address command allows the CPU to alter the Address Register of the TMS 6100 to point to new speech afta. Load Address causes the VSP to load the four address bits from the VSP Address Register to one nibble of the VSM Address Register by initiating a VSM Load Address function (see VSM description). If the next command following is a Read Byte, Speak, or Reset command, a dummy Read function is passed to the VSM before that next command is executed. Bit D7 is loaded into ADD1 which is the LSB of the VSM address. Bit D4 is loaded into ADD8.

6.4 SPEAK

The Speak command allows speech to be generated from phrase data stored in the VSM. The Speak command generates an internal signal that immediately causes Talk Status to be set and initiates speech synthesis calculations using the next available data from the VSM. Audio output begins on the following frame boundary. The VSP continues to fetch data from the VSM and generates speech output until a stop code (Energy = 1111) is received and recognized. At such time the audio output begins to interpolate down to the zero energy level. On the next frame boundary, speech has ended and the Talk Status is cleared. This completes execution of the Speak command. Execution of the Speak command may also be halted by the execution of Reset command. This causes audio output to halt immediately (without waiting for a frame boundary) and Talk Status to be cleared.

6.5 SPEAK EXTERNAL

The Speak External command allows the CPU to supply speech data to the VSP from some memory other than the VSM. Upon receipt of a Speak External command, the VSP purges the FIFO buffer (BL and BE becomes active shigh)) and directs data written to the VSP to this buffer. The VSP idles waiting for the CPU to fill the buffer before speech begins. When the buffer logy status becomes false (by the CPU loading a minimum of nine bytes to the FIFO). Talk Status is set and speech synthesis calculations begin using data from the FIFO. Data continues to be taken from the FIFO until a stop code is encountered or the buffer empty abnormal termination occurs. While the Speak External command is executing, all data written to the VSP is routed to the FIFO Buffer. A Reset command is not recognized as a command.

6.6 RESET

The Reset command allows the CPU to halt the Speak command and to put the VSP into a known state. Reset clears Talk Status, Matting speech activity immediately. The 128-bit FIFO Buffer is purged (BL and BE become active {high}) and the I/O paths are set to their default condition (Memory Data Bus \rightarrow Command Register; Status Register \rightarrow Memory Data Bus). A Load Address function is given to the VSM (using dummy address data) followed by a "Dummy Read" function.

The Reset command cannot halt the Speak External command. Flow diagrams for each instruction are given in Appendix B. System timing diagrams may be found in Appendix C.

7. POWER-UP CLEAR

The VSP contains internal circulary to ensure a clear condition 95 percent of the time upon power-up, provided the VSS – VDD rise time to +10 volts is less than 2 milliseconds. The Power-Up Clear sequence is finished 15 milliseconds after VSS – VDD reaches +10 volts. The events caused by the Power-Up Clear sequence are similar to the Reset Command and are noted below:

- Talk Status is cleared and any speech activity is halted.
- The T State Counter is Reset.
- The FIFO is purged (BL & BE go active {high}) possibly causing the INT line to become active (low).
- I/O multiplexers are set to allow data to be written to the Command Register, and Data Read from the Status Register.
- The TMS 6100 assumes a known state by issuing a Load Address (using arbitary address data) followed by a "Dummy Read"

If the user requires higher reliability in securing initialization, he should execute his own initialization sequence. A 100 percent assurance can be given that the VSP is in a clear state by writing eight bytes of all "ones" to the VSP, followed by a Reset command.

8. SPEECH SYNTHESIS

As previously mentioned, speech data fed to to the VSP is encoded using pitched-excited LPC. The process of recovering this data is described briefly here and in more detail in the following sections. (This information is intended solely for the reader's information. Proper application of the VSP does not depend on a thorough understanding of the process). A simplified block diagram of the speech synthesis element of the VSP is given in Figure 4.




FIGURE 4 - SYNTHESIZER BLOCK DIAGRAM

Coded speech parameter data is fed serially from either the VSM or the FIFO buffer to the Parameter Input Register. Here the Controller unpacks the data and performs various tests (i.e., is the repeat bit set, is pitch zero, is energy zero). Once unpacked the coded parameter data is stored in RAM to be used as the index value to select the appropriate value from the Parameter Look-Up ROM. The outputs of the Parameter Look-Up ROM are the target values for the interpolation logic to reach in this frame period. During each of the eight interpolation periods the interpolation logic sends new pitch and energy parameters to the signal generator which produces the filter excitation sequence, and new K-parameter values to the LPC lattice network. So, at the end of each sample period there is a new value of digitized synthetic speech available to the D/A converter.

8.1 CODED SPEECH PARAMETERS

The 12 synthesis parameters (pitch, energy and reflection coefficients K1-K10), are stored in the VSM in coded form. Each parameter occupies between 3-6 bits. These coded values select a 10-bit actual parameter from the parameter Look-Up ROM. Depending on the influence of each parameter on speech quality, between 8 and 64 possible values are stored in the Look-Up ROM for decoding and use in synthesis calculations. Table 3 summarizes parameter coding for the TMS 5200.


TABLE 3 - PARAMETER CODING

PARAMETER	LEVELS	CODE BITS
ENERGY	15	4
PITCH	64	6
K1	32	5
K2	32	5
К3	16	4
К4	16	4
К5	16	4
K6	16	4
K7	16	4
K8	8	3
K9	8	3
K10	8	3
12	247	49 + REPEAT = 50 BITS

A full set of coded parameters for each frame would require a data rate of 40 Hz X 50 bits = 2900 bits per second. Three special cases, in which a full frame is not necessary, allow the data rate to be considerably reduced:

- (1) Since the vocal tract changes shape relatively slowly, it is often possible to repeat previous reflection coefficient data. To facilitate the repeat feature, a control bit has been added to each frame (an additional bit following energy). If the repeat bit is 1, only energy and pitch data are accessed from the VSM and the previous K1-K10 values are retained.
- (2) Unvoiced speech requires fewer filter reflection coefficients. When Pitch = 0, only K1-K4 are fetched from the VSM and stored in the Parameter RAM. K5-K10 are zeroed.
- (3) When Energy = 0, no other data is required. Energy = 0 during interword or intersyllable pauses. The combination of these three cases has reduced average data rate for male speech to approximately 1200 bits per second.

Figure 5 shows the four possibilities of frame data string lengths.





One complete set of parameters (12), used as target values during interpolation, is stored in coded form in the synthesizer. The storage medium is a 50-bit RAM of variable word length, e.g., six bits for pitch, three bits for K10. Data is supplied to the RAM via the parallel outputs of a serial shift register which accepts data from some VSM. The Parameter RAM outputs are used as inputs for the Parameter ROM.

8.2 D/A CONVERSION

The VSP contains an eight-bit digital-to-analog converter with ½ LSB resolution. Every 100 microseconds the mostsignificant 10 bits of the 14-bit lattice filter output are sampled. From this sample, the seven low-order bits and the sign bit (MSB) are sent to the D/A converter. The remaining two bits are combined logically with the sign bit and used to clip the driver to either a full ON or full OFF condition. Table 4 shows the analog output from the D/A converter for various inputs from the lattice filter.

	-	Y LATCH OUTPUT			D/A INPUT	ANALOG OUTPUT
. NO.	YL13	YL12	YL11	YL10-YL4		(µA)
	0	1	1	x	11111111	0
>+127	0	1	0	x	1111111	0
	0	0	1	x	11111111	0
127	0	0	0	1111111	1111111	0
126	0	0	0	1111110	11111110	5.86
			-			0.00
			-			
			_ `			
+1	0	0	0	0000001	10000001	738
0	0	0	0	0000000	10000000	744
•+1		1	1	1111111	01111111	750
-2	1 1	1	1	1111110	01111110	755.8
			_			
		1. A.	-			
	· · ·					
-128	1	1	1	0000000	0000000	1500
<-128	1	1	0	×	00000000	1500
	1	0	1	x	00000000	1500
	1	0	0	X	00000000	1500

TABLE 4 - DIGITAL-TO-ANALOG CONVERTER OUTPUT

*No output, resting level,

8.3 AUDIO OUTPUT

The output of the D/A converter (see Table 4) is a current source designed to deliver 0 to 1.5 milliampere with resolution to 5.9 microamperes. This output has been optimized to drive the EXT AUD input of the SN76489AN sound generator chip. With a 1.8-kilohm resistor in series, the VSP delivers 3 volts (I = 1.5 milliamperes) when the Y latch output is greater than +127, the audio output is clipped to zero volts. When no speech generation is taking place, the Y latch output is -1 making the audio output drive 750 microamperes. (Speaker output must be accoupled to audio amplifier.)

9. ELECTRICAL CHARACTERISTICS

9.1 ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHER-WISE NOTED)*

Supply voltage, VDD	
	-20 to ±0.3 V
Operating temperature range	0°C to 70°C
Storage temperature range	-30°C to 125°C
Power Dissipation	600 mW

"Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

9.2 RECOMMENDED OPERATING CONDITIONS

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, VSS	4.5		5.5	V
Supply voltage, VREF	-0.8			- V
Supply voltage, VDD	4.5		+0.6	· ·
High level in nut voltage, VIH		>	-5.5	
Low level input voltage, VIL (see Note 1)	VSS-0.8		Vss	⊢ ÷ ∣
Operating free-air temperature, TA			V _{SS} -4	•
			70	°C

NOTE 1: The algebraic convention where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic voltages levels only.

9.3 ELECTRICAL CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS

	PARAMETER	MIN	TYP	MAX	UNIT
Voн	High level output voltage, (IOH = -0.4 mA)	2.4		∨ _{ss}	. V
VOL	Low level output voltage, (IOL = 1.6 mA)	(VREF-0.5)	0	(VREF+0.5)	V
REF	Supply current from VREF		3	5	mA
DD	Supply current from VDD		10	35	mA
Ci	Input capacitance, (except data bus)		15		pF
C _o	Output capacitance, (except data bus)		15		pF
Cdb	Data bus load capacitance	25		300	pF

9.4 STATIC DISCHARGE PROTECTION

All inputs and outputs are guarded against electrostatic damage by state-of-the-art protection devices incorporated on the chip.

,

10. ENVIRONMENTAL

10.1 TEMPERATURE RANGE


Operating:	0°C to 70°C
Storage:	-40°C to 70°C

10.2 HUMIDITY

Operating:	85% Relative Humidity at 35°C
Storage:	95% Relative Humidity at 55°C

11. MECHANICAL DATA


11.1 28-PIN 600-MIL PLASTIC PACKAGE (100-MIL PIN SPACING)



b. All linear dimensions are shown in inches (and parenthetically in millimeters for reference only). Inch dimensions govern. NOTES: a. Each pin centerline is located within 0.010 inch (0.26 millimeters) of its true longitudinal position.

11.2 PIN ASSIGNMENTS AND FUNCTIONS

PIN	NAME	IN/OUT	FUNCTION
1	DBUS 7	1/0	Memory data bus (LSB)
2	ADD1	0	Address bus to VSM (LSB)
3	ROMCLK	0	Clock to VSM
4	VDD	1	Drain supply voltage (-5 V NOM)
5	VSS	1	Substrate supply voltage (+5 V NOM)
6	OSC	1	Oscillator input
7	T11		Sync
8	SPEAKER	0	Audio output
9	1/0	0	Serial data out
10	TEST		Testing use only
11	VREF	1	Ground reference voltage (0 V NOM)
12	DBUS 2	1/0	Memory data bus
13	DBUS 1	1/0	Memory data bus
14	DBUS 0	1/0	Memory data bus (MSB)
15	MO	0	Command bit 0 to VSM
16	M1	0	Command bit 1 to VSM
17	INT	0	Interrupt (active low)
18	READY	· 0	Transfer cycle W/CPU complete
19	DBUS 3	1/0	Memory data bus
20	TEST		Testing use only
21	ADD8/DATA	1/0	Address to VSM & serial data in (MSB)
22	DBUS 4	1/0	Memory data bus
23	ADD 4	0	Address bus to VSM
24	DBUS 5	1/0	Memory data bus
25	ADD 2	0	Address bus to VSM
26	DBUS 6	1/0	Memory data bus
27	ws	1	Write select (active low)
28	RS	1	Read select (active low)




11.3 TERMINAL ASSIGNMENTS

-57-

APPENDIX A

SYSTEM CLOCKS



TYPICAL VALUES:


SAMPLE FREQUENCY	R .	CERAMIC RESONATOR
10 kHz	R = 80-100 ks	CR = 400 kHz
8 kHz	R = 120-200 kiz	CR = 320 kHz



4. SPEECH PROGAM UTILITY

...

LOC	OBJ CODE	M S1	MT S	OURCE S	TATEMENT	5	PAGE 1 ASM 5.9
			1	;			
			2	:	******	*******	
			3	;	* SSI	B-MPF DEMO_SU	BROUTINE.S *
			4	;	*****	*****	*****
			5	;		TITECH INDUSTRI	AL CORP. 1982
			6 7	;COPYRI	GHT, MUL	ng Jui Chen, R&	D department.
			8	Routin	e addre	ss is 5200H	
			9	Sneech	subrou	tine utility	
			10	;User g	ive spe	ech data addres	s then call
			11	;this r			0.01
			12	;For ex	ample,	LD HL,60 CALL STAR	
			13	;			
			14 15	;	or . an it w		vord at address 6000H
			16		ien it #	III opean the	
			17	PORT	EQU	OFEH	;I/O address of SSB-MPF
5200			18		ORG	5200H	;assembly program start
			19				;address ;reset counter
5200	0610		20	START	LD	B,10H	;TMS 5200 reset code is
5202	3EFF		$\frac{21}{22}$	RESET	LD	A,OFFU	;*111****
5204	D3FE		23		OUT	(PORT),A	;send the reset command
5204	CD2E52	R	24		CALL	DELY	
5209	10F7		25		DJNZ	RESET	;reset routine
520B	3E60		26		LD	A,60H	;enable speak external
			27		0/17	(PORT),A	;command ;VSP is ready
520D	D3FE		$\frac{28}{29}$		OUT CALL	DELY	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
520F 5212	CD2E52 7E	R	30	SEND1	LD	A,(HL)	;fetch speak data
5212	D3FE		31	00001	OUT	(PORT),A	;send data to TMS 5200
5215	CD2E52	R	32		CALL	DELY	
5218	23		33		INC	HL	;next data
5219	DBFE		34		IN	A, (PORT)	;read the status of VSP ;check talking status
521B	CB7F		35		BIT JR	7, A 2, SEND1	; need more data to VSP
521D	28F3		36 37	SEND2	LD	A,(HL)	; load the next data of
521F	7E		38	011102	10	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	;send1 loop
5220	D3FE		39		OUT	(PORT),A	;send data continue
5222	CD2E52	R	,40		CALL	DELY	
5225	23		41		INC	HL	;next address ;check the talk status
5226	DBFE		42		IN	A, (PORT)	; activate or not
	CB7F		43 44		BIT	7.A	;get the stop code?
5228 522A	C21F52	મ	45		JP	NZ SEND2	; if no, send the rest
044N	021052	•	48				;data and check
522D	C9		47		RET		; if yes, complete progra
			48				;return to main prog.
522E	C5		49	DELY	PUSH LD	BC B,OFFU	;delay routine ;delay counter
522F			50 51		DJNZ	\$-	, doing counter
$5231 \\ 5233$	10FE C1		51		POP	BC	
5233	C9		53		RET		
0201			54				



5. SPEECH VOCABULARY LIBRARY

I. Speech Vocabulary Library for Standard Memory Chip

VOCABULARY	ADDRESS
ONE TWO THREE FOUR FIVE SIX SEVEN ELGHT NINE TEN ELEVEN TWELVE THIRTEEN FOURTEEN FOURTEEN SIXTEEN SEVENTEEN EIGHTEEN NINETEEN NINETEEN TWENTY THIRTY FORTY FIFTY IT	54004 54584 56284 55284 55284 55284 55284 55284 55284 55204 56204 56204 56404 58884 57381 59184 59184 59184 59184 59184 59204 58884 58204 58204 58484 58204 58404 55104
FORTY FIFTY IT IS	5A60H 5E10H 5E48H
АМ РМ О'СЦОСК ОН GOOD	5CA811 5CF811 5D604 5DE014 5E9014 5E9811
MORNING AFTERNOON PAUSE NULL	5F28H 5F28H 5F80H 5F88H

II. Speech Vocabulary Library for Optional Memory Chips

FILE NAME : SSB-E1

ADDRESS	WORD	ADDRESS	WORD	ADDRESS	WORD
000	0	54B	ALL	9 D E	CONSOLE
046	1	574	AM	A 2 7	CONNECTED
099	2	5 B A	A N	A 8F	COMPUTER
0D 7	3	5 F O	A ND	AE6	COMPLETED
124	4	657	ASSUME	B4D	COMPLETE
16E	5	694	ΑT	BA9	CYAN
1E5	6	6B1	В	BEC	COURSE
225	7	6 D 3	BACK	C 2 A	D
274	8	6 F E	BASE	C 6 3	DEVICE
2 A 1	9	74D	BE	CCC	DECIDE
321	A	76F	BETWEEN	D35	DATA
3 3 D	A 1	7D 8	BLACK	D 8 D	DOING
351	ABOUT	81 B	BLUE	DE 1	DOES
3 A 6	AFTER	847	BOTH	E18	DO
3 E 2	AGA I N	87B	COMES	E4B	DISKETTE
444	ANSWER	8 D 2	COME	E9E	DIFFERENT
493	A NY	905	COMMA ND	F07	DID
4D 8	ARE	95C	COMMA	F65	DOWN
5 0 A	AS	999	CORRECT	FA4	DOUBLE

FILE NAME : SSB-E2

ADDRESS	WORD	ADDRESS	WORD	ADDRESS	WORD
000	DO NE	52E	FIFTEEN	A 91	GAMES
05B	DRAWING	589	FINISH	AF5	GO
OBE	DRAW	5 C 2	FINE	B 2 A	GIVES
114	Е	5FF	FIND	B 9 9	GIVE
139	E ND	646	FIT	BEE	GOOD
1 A A	ELSE	670	FIRST	C12	GOING
1E9	ELEVEN	64 D	FINISHED	C6F	GOES
246	EIGHTY	6F0	FORTY	CB7	GOT
2 7C	EIGHT	731	FOR	CE8	GOODBYE
2 A 9	EACH	77B	FIVE	D3F	#GOOD WORK#
2 D C	ERROR	7F2	FOURTH	D8E	GUESS
324	ENTER	84D	FOURTEEN	DDO	GREEN
366	E ND S	8E 7	FOUR	E31	GRAY
3 A D	EXACTLY	931	FRONT	E 7D	HA ND
415	EYE	960	FROM	EC3	HAD
451	F	9A 8	G	FOD	H
474	FIGURE	9E5	GETTING	F3C	HA VE
4 E B	FIFTY	A 6 3	GET	F7E	HAS

FILE NAME : SSB-E3

ELD 54F 583 5CB 640 6B2 6F3 733	IT IS INSTRUCTIONS INSTRUCTION L KNOW	A 1 8 A 83 A B E A E 5 B 3 B B A 5	LIKES LIKE LET LESS LONG
5 C B 6 4 0 6 B 2 6 F 3	INSTRUCTIONS INSTRUCTION L KNOW	A B E A E 5 B 3 B	LET LESS
640 6B2 6F3	INSTRUCTION L KNOW	A B E A E 5 B 3 B	LET LESS
6B2 6F3	L KNOW	A E 5 B 3 B	LESS
6 F 3	KNOW	B 3 B	
			20.00
73 3			LOAD
/ 3 3	KEYBOARD	C2D	LINE
D 799	KEY	CA 3	LOWER
7C 9	ĸ	CFF	LOOKS
7 F 8	JUST	D45	LOOK
# 836	LARGEST	D99	MAGENTA
8A D	LARGER	E19	MADE
8 F B	LARGE		M
944	LEFT		MESSAGES
CK 97E	LEARN		MESSAGE
	LAST		MEMORY
	944	944 LEFT K 97E LEARN	944 LEFT E94 K 97E LEARN FOE

FILE NAME : SSB-E4

ADDRESS	WORD	ADDRESS	WORD	ADDRESS	WORD
000	MEAN	55F	#NICE TRY#	A40	OTHER
048	ME	608	NEXT	A 8A	ORDER
088	MAKE	654	NO T	AEO	PARTS
0D 7	MODULE	683	NO	B30	P
1 3 A	MIGHT	6C 3	NINETY	B69	OVER
186	MIDDLE	720	0	BC5	PLAYS
108	MOVE	75D	OF	C 2 B	PLAY
226	MOST	7B6	NUMBER	C 73	PERIOD
2 72	MORE	813	NOW	CD 7	PRINT
2 C 3	NA M E	859	ON	D14	PRESS
336	N	8A 3	OH	D50	POSITIVE
370	MUST	8E 0	OFF	DCE	POSITION
389	NEGATIVE	91 E	OR	E39	POINT
436	NEED	966	ONLY	E 9 5	PLEASE
492	NEAR	9B7	ONE	EEE	PROBLEMS
4DF	NI NE	A OA	OUT	F7C	PROBLEM

FILE NAME : SSB-E5

ADDRESS	WORD	ADDRESS	WORD	ADDRESS	WORD
000	PRINTER	5F5	REMEMBER	B27	SEVEN
04F	PUTTING	663	S	B 76	SHORT
0 C 5	PUT	6AA	ROUND	BBF	SHIFT
0 F 8	PROGRAM	742	RIGHT	BF4	SHAPES
181	RA NDOMLY	797	SAY	C 3D	SIXTY
233	R	7D 4	SAVE	C 9 3	SIX
265	Q	84A	SAID	CD3	SIDES
2 B 3	#READY TO	898	SECOND	D25	SIDE
	S TA R T #				0100
345	READ1	8 F B	SCREEN	D80	SHOULD
385	READ	95B	SAYS	DC 9	SHORTER
3 E 6	REFER	9B5	SET	E48	SMALLEST
446	RED	9EA	SEE	EAA	SMALLER
486	RECORDER	A 3D	SEES	EED	SMALL
502	REWIND	A 9 9	SHAPE	F2B	SPACE
5 8A	RETURN	AD2	SEVENTY	F62	SORRY

FILE NAME : SSB-E6

ADDRESS	WORD A	DDRESS	WORD	ADDRESS	WORD
000	S 0	4 A C	#THAT IS INCORRECT#	AE6	THIRTEEN
044	SQUARE	594	THAT	B77	THROUGH
08D	SPELL	5F4	THAN	BBA	THREW
0 F 4	SPACES	64F	THE	BFD	THREE
163	STOP	691	#THAT IS RIGHT#	C4A	TRY
18F	STEP	707	THERE	C9E	TQP
101	START	773	THEN	ccc	TONE
2 0 A	#SUPPOSED TO#	804	THEI	D 3 A	TOGETHER
275	SUPPOSED	82 F	THING	DA 9	TO
2 D B	SUM	8AE	THEY	DE 7	TIME
3 0 A	TAKE	8F7	THESE	EZE	TWELVE
33E	Т	960	THIRD	E 79	TURN
378	SURE	9B5	THINK	EB5	#TRY AGAIN#
3 D 5	TEN	9FE	THINGS	F38	TYPE
41D	TELL	A 62	THIS	F86	TWO
468	TEEN	AAA	THIRTY	100	1.40

FILE NAME : SSB-E7

ADDRESS	WORD	ADDRESS	WORD	ADDRESS	WORD
000	TWENTY	5A 8	WANTS	B 71	Z
057	UPPER	604	WHEN	BAC	YOUR
097	UP	63A	#WHAT WAS	BF8	#YOU WIN#
			THAT#		
OBB	UNTIL	606	WHAT	C 6 A	YOU
12B	U ND E R S T A ND	6 F 3	WHO	CAO	YET
1 B D	U ND E R	73 E	WHITE	CE2	CASSETTE
215	U	783	WHICH	D19	CENTER
2 4 B	WA NT	7B3	WHERE	D54	CHECK
2 8 D	W	7FC	WON	D74	CHOICE
3 0 A	VERY	84F	WITH	DB8	CLEAR
360	VARY	88F	WILL	DF2	COLOR
3 A 3	v	8E 9	WHY	E 2 6	BOTTOM
3 E 1	USE	946	YELLOW	E5C	BUT
427	WERE	9A6	Y	E84	BUY
487	WELL	9EC	X	EC2	ВY
400	WEIGHT	A11	WRITE	F00	BYE
50E	WE	A 6 6	#TEXAS	F5E	C
			INSTRUMENTS	#	
541	WAY	B 2 B	ZERO		

FILE NAME : SSB-E8

ADDRESS	WORD	ADDRESS	WORD	ADDRESS	WORD		
000	#LEON THINKS	9C 2	BIG	CBD	MO NKE Y		
	IT ABNORMAL						
	FOR A GIRAFFE						
	TO ROLL ON						
	THE GROUND#						
38E	#YOU ^ R E	9FA	CAKE	D13	CLOWN		
	RIGHT#						
401	#LOOK AGAIN#	A 3 9	CANT	DB 7	COW		
4 A 2	ROMEO	A 79	CANNOT	DD4	DOG		
565	TWENTY	AEA	CAR	E2B	DRUM		
5 D E	ZEBRA	B 3 E	CHILDREN	E77	DUCK		
800	ANIMALS	BA 1	CHOOSE	ЕВ 7	EATS		
85A	A S T R O NA U T	BF9	FUNNY	EEF	ELEPHANT		
9 O D	SEES	C 6 A	BAR	F69	FAST		
967	BEFORE						

Remarks: Above are SSB-MPF's SPEECH vocabulary library, available in January 1982.



宏基電腦股份有限公司 MULTITECH INDUSTRIAL CORPORATION

OFFICE: 977 MIN SHEN E. ROAD, TAIPEI, 105 TAIWAN, R.O.C. TELEX: "19162 MULTIIC" and "23756 MULTIIC" TEL: (02) 769-1225 (10 LINES) FACTORY: 5, TECHNOLOGY ROAD III, HSINCHU SCIENCE-BASED INDUSTRIAL PARK. HSINCHU, TAIWAN, 300, R.O.C. TEL: (035) 775102 (3 LINES)