Document Nbr: CSI426/kayproII-RD2.06 Date: December 5, 1998 Copy Nbr: _____

DESIGN DOCUMENT FOR THE

CSI426/KAYPRO II EMULATOR

NOTICE

This document contains. Proprietary or Confidential information. DO NOT DESTROY OR REPRODUCE THIS DOCUMENT. Return to Procedures Staff for proper execution.

PROPRIETARY & CONFIDENTIAL

Distribution List

<u>Name</u>

S

<u>Signature</u>

Dr. Charles Howerton

Metropolitan State College

Organization

Table of Contents

1.	I	NTROD	UCTION	. 5
	1.1	OVE	RVIEW	. 5
	1.2	SCO	ЭЕ	. 5
2	C'	VOTEN	IDEALIDEMENTS	5
4.	Э	ISILIV	I REQUIREMENTS	. 5
	2.1	Syst	TEM OVERVIEW	. 5
	2.	1.1	Concept of Operations	. 7
	2.	1.2	Base Objects	. 7
	2.2	Fun	CTIONAL REQUIREMENTS	. 8
	2.	2.1	Function	. 8
	2.	2.2	Expandability	. 8
	2.	2.3	Platform	. 8
	2.	2.4	User Interface	. 9
		User Int	erface Members	9
	-	2.2.4.2	Methods	.14
	2.	2.5	ImageCanvas extends Canvas	16
		2.2.5.1	ImageCanvas Members	.16
	2	2.2.5.2	ImageCanvas Methods	.16
	Ζ.	2.0	LogoCanvas extenas Canvas	17
		2.2.6.1	LogoCanvas Members	.17
	2	2.2.0.2	OutCanvas ortende Canvas	.17
	۷.	2.7	OutCanvas Members	17
		2.2.7.2	OutCanvas Methods	.18
	2.	2.8	7-80 CPU Emulation	19
		2.2.8.1	Z-80 Features	.19
		2.2.8.2	Z-80 Instruction Set	.19
		2.2.8.3	Z-80 Arithmetic Logic Unit (ALU)	.20
		2.2.8.4	Z-80 Addressing modes	.20
		2.2.8.5	Main Registers	.20
		2.2.8.6	Special Purpose Registers	.21
		2.2.8.7	Bus Timing and Signals	.21
		2.2.0.0	CPU Object	.21
	2	2.2.8.7	Object Hardware	20
	2.	2.7 2291	Memory Fmulation	30
		2.2.9.2	Hardware Members	.31
		2.2.9.3	Hardware Members	.32
	2.	2.10	SIO/PIO Design	33
		2.2.10.1	Object Method Description tables	.34
		2.2.10.2	SIOPort Object Method Description table	.35
	2.	2.11	Keyboard Object Method Description table	36
	2.	2.12	SIO Object Member description tables	37
		2.2.12.1	WR0 Register Description table	.38
		2.2.12.2	WR1 Register Description table	.38
		2.2.12.3	WR2 Register Description table	.38
		2.2.12.4	WRA Register Description table	.38 38
		2.2.12.3	WR5 Register Description table	.38
		2.2.12.7	WR6 Register Description table	.38
		2.2.12.8	WR7 Register Description table	.39
		2.2.12.9	RD0 Register Description table	.39
		2.2.12.1	0 RD1 Register Description table	.39
	2.	2.13	SIO Object Members	39
	2.	2.14	Keyboard Object Members	40

2.2.15	PIO Design	
2.2.15	5.1 Object Method Description table	42
2.2.15	5.2 PIO Port Method Description table	43
2.2.15	5.3 SysPIO Method Description table	44
2.2.15	5.4 Object Member Description tables	45
2.2.15	5.5 PIOPort Member Description table	45
2.2.15	5.6 FDC Floppy Disk Controller Methods	
2.2.15	5.7 FDC Floppy Disk Controller Members	
2.2.13	b.8 Related Members from other objects	
2.2.10	Bootstrap Loader	
2.2.17	Operating system	
3. PROJE	CT DELIVERABLES	50
		~0
3.1 HA	RDWARE	
3.2 So	FTWARE	
3.3 Tr	AINING	50
3.4 Pr	OJECT DOCUMENTATION	50
3.4.1	Project Development Documentation	50
3.4.2	Customer/Operations Documentation	50
4. APPLI	CABLE DOCUMENTS, REFERENCE, AND GLOSSARY	51
41 RF	FERENCES	51
4.2 AP	PENDIX A $7-80$ Opcodes	52
421	8 hit Load Group	
422	16 hit Load Group	53
4.2.2	Frehange Block Transfer and Search Groups	
4.2.3	8 bit Arithmatic and Logical Group	
4.2.4	6 bit A withmatic Crown	
4.2.5	Conseral Dumona Arithmetic and CDU Control Choung	
4.2.0	General Purpose Arunmenc and CPU Control Groups	
4.2.7	Rotate and Shift Group	
4.2.8	Bit Manipulation Group	
4.2.9	Input and Output Groups	
4.2.10	Jump Group	
4.2.11	Call and Return Group	63
10 0-	OCCADY	61

Tables and Figures

Figure 1 Kaypro II Functional View	6
Figure 2 Kaypro II Emulator Java Applet Transfer	8
Figure 3, User Interface Example	9
Figure 4 Output Screen Example	19
Figure 5, CPU and Opcodes.	21
Figure 6, Opcode Object	27
Figure 7, Port Emulation	29
Figure 8 Kaypro II Bank Switching	30
Figure 9, SIO/PIO Model	34
Figure 10, Hardware Port Connectivity	40

1. Introduction

This section contains the overview, system identification, and scope of the Design Document.

1.1 Overview

This document describes the software design for the Kaypro II emulator.

This document presents an overview of the Kaypro II emulator design. The emulator is a Java based implementation of a Kaypro II computer system. Java is a language that allows remote programs to be executed on a client computer via the World Wide Web. The Kaypro II emulator resides on a remote host machine. The user may run the emulation on a compatible browser from their own computer system.

The implementation features a number of convenient and useful features, including:

- Printer port simulation
- Debugging:
 - Hardware style breakpoints Opcode level debugging CPU register display
- Memory dump utilities
- Dual virtual diskette drives with CP/M pre-loaded
- Real and fast mode video options

In addition to the above, the system shall be coded in such a way that it is expandable. This expandability requires changes to the source code. The modular nature of the implementation allows easy modification.

1.2 Scope

The Kaypro II emulator utility shall be a new development effort.

2. System Requirements

2.1 System Overview



Figure 1 Kaypro II Functional View

2.1.1 Concept of Operations

The Kaypro II is a Z-80 based computer system. It contains dual floppy drives, serial I/O, a monochrome screen, keyboard, a printer port, memory and control logic.

The Z-80 processor executes pre-programmed instructions read from memory. Serial I/O provides an interface to serial devices. Serial I/O also provides interface to the built-in keyboard and system speaker.

The Kaypro II contains a monochrome screen. The screen has no real graphic capability, but can display inverse characters.

The Kaypro II includes two built-in floppy disk drives.

The printer port enables communication with a Centronics compatible printer. A secondary printer port acts as an interface for controlling internal functions such as:

- Floppy disk selection
- Floppy drive motor control
- RAM/ROM/video RAM bank selection
- Printer control signals

The Kaypro II supported 64K of RAM. In addition, the system also included a system ROM and memory mapped video.

The Kaypro II control logic included a dual baud-rate generator for serial data rate adjustments, a character generator ROM, and other discrete control logic.

2.1.2 Base Objects

The Kaypro II emulator will consist of 4 main objects

- The User Interface (UI). This is the user entry system. It allows the user to manipulate the emulation.
- The CPU. This is an emulation of the Z-80 microprocessor
- The SIO. This is the serial I/O
- The PIO. The parallel I/0
- The hardware. This object contains the main memory. It also acts as a communicator between the other objects.

These objects will be describe in greater detail later.

2.2 Functional Requirements

2.2.1 Function

- The emulation program shall emulate the Kaypro II model of the Kaypro product line
- The user shall manipulate the emulated version just as they would the original
- The emulation shall contain debugging features, in addition to the original functionality

2.2.2 Expandability

The system shall be expandable. That is, its design shall be easily upgraded. This allows improvements, variations and upgrades to be easily coded and implemented.

- The Kaypro II emulation shall be coded in such a way as to facilitate easy additions and expansions to the system.
- The emulation shall be coded in a modular way; such as logical Java classes

2.2.3 Platform



Figure 2 Kaypro II Emulator Java Applet Transfer

The Kaypro II emulation shall be implemented as a Java applet. Java applets reside on remote servers (see Figure 2). When a user browses an HTML web page containing reference to the emulator applet, the applet byte code is transferred to the User's computer and executed¹.

- The Kaypro II emulation shall be implemented in Java
- The implementation shall be pure Java (e.g. No Microsoft extensions).
- The Kaypro II emulation shall be implemented as an applet.
- The Kaypro II emulation shall be made available via the world wide web
- The Java interface shall be kept minimal, to afford quicker load times
- The Implementation shall use JDK 1.1.6

¹ See Sun Micro's description of the Java environment and language.

2.2.4 User Interface Class Kaypro is a Task

KAYPRO I A>_	II 64k CP/M vers 2.2			
Debug C	Dn Fast Mode	Chang	ge Disk B Cha	nge Disk B
Sten	Options			Reset
Set Bre	eak Pc	codes		
Genera	ate NI OK	Cancel]	
Opt				

Figure 3, User Interface Example

2.2.4.1 User Interface Members

Member	Scope	Description	Туре
сри	Public	Instantiation of the cpu object.	CPU
hardware	Public	Instantiaiton of the hardware object.	HARDWARE
screen	Public	Instantiation of the screen object.	Screen
floppy	Public	Instantiation of the floppy object.	Floppy
sio	Public	Instantiation of the sio object.	SIO

pio Public Instantiatio		Instantiation of the pio object.	PIO	
printer Public Insta		Instantiation of the printer.	Printer	
syspio	Public	Instantiation of the syspio.	SysPIO	
uimonitor	Public	Instantiation of the uimonitor.	UIMonitor	
tracker	Public Instantiation of the mediatracker.		MediaTracker	
KayproCanvas	Public	Instantiation of the ImageCanvas.	ImageCanvas	
		Used for the spinning Kaypro.		
Logo	Public	Instantiation of the LogoCanvas.	LogoCanvas	
Ç		Used for the Kaypro II Logo.	0	
OutputCanvas	Public	Instansiation of the OutCanvas.	OutCanvas	
-		Used for the real mode output.		
MainScreen	Private	Main panel that holds all of the	Panel	
		buttons and debug panel.		
BDebugMode	Private	Button that toggles the debug mode Button		
-		on or off.		
BFastMode	Private	Button that toggles between the fast	Button	
		and real graphics mode.		
BReset	Private	Button that resets the Kaypro II	Button	
		emulation.		
BChangeA	Private	Button that brings up a dialog box	Button	
C		that asks for the new virtual disk for		
		drive A.		
BChangeB	Private	Button that bring up a dialog box	Button	
-		that asks for the new virtual disk for		
		drive B.		
Debug	Private	Panel that holds the debug buttons.	Panel	
5		Belongs to MainScreen panel.		
Ldebug	ug Private Label for the debug mode panel.		Label	
BStepMode Private Butt		Button that toggles between step	Button	
		and run modes.		
BBreakpoint	Private	Button that brings up a dialog box	Button	
•		that asks the user what the		
		breakpoint should be.		
BMemoryDump	Private	Button that brings up a dialog box	Button	
		that asks the user what memory		
		they want to view.		
BInterrupt	Private	Button that sends a NMI interrupt	Button	
		to the hardware object.		
BOptions	Private	Button that brings up a dialog box	Button	
		that asks the user if they want to		
		view Registers and/or Opcodes in		
		debug mode.		
BSingleStep	Private	Button that sends a step command	Button	
		to the cpu object.		
OptionDialog	Private	Panel for a dialog box that asks the	Panel	
		user for the view options.		
LOptionDialog	Private	Label for the option dialog panel.	Label	
CViewReg	Private	Checkbox that sets the view	Checkbox	
		registers flag to see the registers		
		when debugging.		
CViewOp	Private	Checkbox that sets the view	Checkbox	
		opcodes flag to see the opcodes		
	<u> </u>	when debugging.		

BOptionsOK	Private	Button that exits the OptionDialog	Button
Depuensen	1 II valo	panel and sets the view registers	Dutton
		and view opcodes flags	
		accordingly.	
BOptionsCancel	Private	Button that exits the OptionsDialog	Button
F		panel without changing the view	
		registers and view opcodes flags.	
ChangeDialogA	Private	Panel for the dialog box that asks	Panel
6 6		the user for the location of the	
		virtual disk for virtual disk drive A.	
LChangeDialogA	Private	Label for the Change Disk A panel.	Label
TChangeA	Private	The textbox that the user type in the	Textbox
-		location and name of the virtual	
		disk being loaded.	
LChangeA	Private	Label: "Location of the virtual	Label
_		disk:"	
BChangeAOK	Private	Button that exits the	Button
		ChangeDialogA panel changing the	
		virtual disk A to the selected virtual	
		disk in the TChangeA textbox.	
BChangeACancel	Private	Button that exits the	Button
		ChangeDialogA panel without	
		changing the virtual disk A.	
ChangeDialogB	Private	Panel for the dialog box that asks	Panel
		the user for the location of the	
		virtual disk for virtual disk drive B.	
LChangeDialogB	Private	Label for the Change Disk B panel.	Label
TChangeB	Private	The textbox that the user type in the	Textbox
		location and name of the virtual	
	_	disk being loaded.	
LChangeB	Private	Label: "Location of the virtual	Label
		disk:"	
BChangeBOK	Private	Button that exits the	Button
		ChangeDialogB panel changing the	
		virtual disk B to the selected virtual	
		disk in the TChangeB textbox.	D
BChangeBCancel	Private	disk in the TChangeB textbox. Button that exits the	Button
BChangeBCancel	Private	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without	Button
BChangeBCancel	Private	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without changing the virtual disk B.	Button
BChangeBCancel Breakpoint	Private Private	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without changing the virtual disk B. Panel for the dialog box that asks the wear for the breakment	Button Panel
BChangeBCancel Breakpoint	Private Private Private	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without changing the virtual disk B. Panel for the dialog box that asks the user for the breakpoint.	Button Panel
BChangeBCancel Breakpoint LBreakpointD	Private Private Private Private	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without changing the virtual disk B. Panel for the dialog box that asks the user for the breakpoint. Label for the breakpoint panel.	Button Panel Label
BChangeBCancel Breakpoint LBreakpointD TBreakpoint	Private Private Private Private	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without changing the virtual disk B. Panel for the dialog box that asks the user for the breakpoint. Label for the breakpoint panel. The textbox that the user types in the leastion in moment they user	Button Panel Label Textbox
BChangeBCancel Breakpoint LBreakpointD TBreakpoint	Private Private Private Private Private	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without changing the virtual disk B. Panel for the dialog box that asks the user for the breakpoint. Label for the breakpoint panel. The textbox that the user types in the location in memory they want the amulation to break at	Button Panel Label Textbox
BChangeBCancel Breakpoint LBreakpointD TBreakpoint	Private Private Private Private Private Private	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without changing the virtual disk B. Panel for the dialog box that asks the user for the breakpoint. Label for the breakpoint panel. The textbox that the user types in the location in memory they want the emulation to break at.	Button Panel Label Textbox
BChangeBCancel Breakpoint LBreakpointD TBreakpoint LBreakpoint	Private Private Private Private Private Private Private	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without changing the virtual disk B. Panel for the dialog box that asks the user for the breakpoint. Label for the breakpoint panel. The textbox that the user types in the location in memory they want the emulation to break at. Label: "Location in memory to break at."	Button Panel Label Textbox Label
BChangeBCancel Breakpoint LBreakpointD TBreakpoint LBreakpoint	Private Private Private Private Private Private Private Private Private	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without changing the virtual disk B. Panel for the dialog box that asks the user for the breakpoint. Label for the breakpoint panel. The textbox that the user types in the location in memory they want the emulation to break at. Label: "Location in memory to break at:"	Button Panel Label Textbox Label Button
BChangeBCancel Breakpoint LBreakpointD TBreakpoint LBreakpoint BBreakpointOK	Private Private Private Private Private Private Private Private	disk in the TChangeB textbox.Button that exits the ChangeDialogB panel without changing the virtual disk B.Panel for the dialog box that asks the user for the breakpoint.Label for the breakpoint panel.The textbox that the user types in the location in memory they want the emulation to break at.Label: "Location in memory to break at:"Button that exits the Breakpoint dialog box and set the breakpoint	Button Panel Label Textbox Label Button
BChangeBCancel Breakpoint LBreakpointD TBreakpoint LBreakpoint BBreakpointOK	Private Private Private Private Private Private Private	disk in the TChangeB textbox.Button that exits theChangeDialogB panel withoutchanging the virtual disk B.Panel for the dialog box that asksthe user for the breakpoint.Label for the breakpoint panel.The textbox that the user types inthe location in memory they wantthe emulation to break at.Label: "Location in memory tobreak at:"Button that exits the Breakpointdialog box and set the breakpointthat is in the TBreakpoint textbox	Button Panel Label Textbox Label Button
BChangeBCancel Breakpoint LBreakpointD TBreakpoint LBreakpoint BBreakpointOK	Private Private Private Private Private Private Private Private Private	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without changing the virtual disk B. Panel for the dialog box that asks the user for the breakpoint. Label for the breakpoint panel. The textbox that the user types in the location in memory they want the emulation to break at. Label: "Location in memory to break at:" Button that exits the Breakpoint dialog box and set the breakpoint that is in the TBreakpoint textbox.	Button Panel Label Textbox Label Button Button
BChangeBCancel Breakpoint LBreakpointD TBreakpoint LBreakpoint BBreakpointOK BRemoveBreak	PrivatePrivatePrivatePrivatePrivatePrivatePrivatePrivatePrivate	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without changing the virtual disk B. Panel for the dialog box that asks the user for the breakpoint. Label for the breakpoint panel. The textbox that the user types in the location in memory they want the emulation to break at. Label: "Location in memory to break at:" Button that exits the Breakpoint dialog box and set the breakpoint that is in the TBreakpoint textbox. Button that exits the Breakpoint dialog box and removes the current	Button Panel Label Textbox Label Button Button
BChangeBCancel Breakpoint LBreakpointD TBreakpoint LBreakpoint BBreakpointOK BRemoveBreak	PrivatePrivatePrivatePrivatePrivatePrivatePrivatePrivate	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without changing the virtual disk B. Panel for the dialog box that asks the user for the breakpoint. Label for the breakpoint panel. The textbox that the user types in the location in memory they want the emulation to break at. Label: "Location in memory to break at:" Button that exits the Breakpoint dialog box and set the breakpoint that is in the TBreakpoint textbox. Button that exits the Breakpoint dialog box and removes the current breakpoint from the CPU	Button Panel Label Textbox Label Button Button
BChangeBCancel Breakpoint LBreakpointD TBreakpoint LBreakpoint BBreakpointOK BRemoveBreak	Private Private	disk in the TChangeB textbox. Button that exits the ChangeDialogB panel without changing the virtual disk B. Panel for the dialog box that asks the user for the breakpoint. Label for the breakpoint panel. The textbox that the user types in the location in memory they want the emulation to break at. Label: "Location in memory to break at:" Button that exits the Breakpoint dialog box and set the breakpoint that is in the TBreakpoint textbox. Button that exits the Breakpoint dialog box and removes the current breakpoint from the CPU. Button that exits the Breakpoint	Button Panel Label Textbox Label Button Button Button

		dialog box without setting a breakpoint		
MemoryDump	Private	Panel for the dialog box that asks	Panel	
WeinoryDump	Tirvate	the user the start and end location	i unoi	
		for a memory dump.		
L MemoryDump Private Label for the memory		Label for the memory dump panel.	Label	
TStartDump	Private	Textbox that the user inputs the	Textbox	
		start location of the memory dump.		
LStartDump	Private	Label: "Start location of the	Label	
1		memory dump:"		
TEndDump	Private	Textbox that the user inputs the end	Textbox	
Ĩ		location of the memory dump.		
LEndDump	Private	Label: "End location of the memory Label		
Ĩ		dump:"		
LMemoryBank	Private	Label: "Select memory bank:"	Label	
CBGMemoryBank	Private	This is a checkbox group for the	CheckboxGroup	
_		user to select a memory dump from	-	
		RAM, ROM, or Video memory.		
CRAM	Private	When selected the RAM is	Checkbox	
		displayed for the memory dump.		
		Part of CBGMemoryBank		
		CheckboxGroup.		
CROM	Private	When selected the ROM is	Checkbox	
		displayed for the memory dump.		
		Part of CBGMemoryBank		
		CheckboxGroup.		
CVideo	Private	When selected the Video memory	Checkbox	
		is displayed for the memory dump.		
		Part of CBGMemoryBank		
		CheckboxGroup.	_	
BDumpOK	Private	Button that exits the MemoryDump	Button	
		dialog box showing the memory		
		from the value in the TStartDump		
DD	Dulant	textbox to the TEndDump textbox.	Detter	
BDumpCancel	Private	Button that exits the MemoryDump	Button	
		mamory locations		
EmenDonal	Duivata	Denal for the array dialog how	Danal	
EnorPanel	Private	Fallel for the error dialog box.	Pallel	
		values into textboxes		
I Error	Private	I abel: "Error in input: please re-	Label	
LEHO	Tilvate	enter value "	Laber	
BErrorOK	Private	Button that exits the ErrorPanel	Button	
I Version	Private	I abel that shows the version of the	Label	
	Tirvate	emulator	Laber	
FPrinterScreen	Private	Frame for the printer output	Frame	
TAPrinter	Private	TextArea for the output from the	TextArea	
		PIO chip.		
FViewRegOn	Private	Frame for the registers and oncodes	Frame	
- · · · · · · · · · · · · · · · · · · ·		output.		
TARegOp	Private	TextArea for the registers and	TextArea	
σr		opcodes output from the cpu.		
FMemory	Private	Frame for the memory dump.	Frame	
· · · · · ·		· · · ·	l	

TADump	Private	TextArea for the memory dump.	TextArea
ViewRegisters	Private	Used to determine if the registers	boolean
		should be output. TRUE means	
		output registers, FALSE means	
		don't output registers.	
ViewOpcodes	Private	Used to determine if the opcodes	boolean
		should be output. TRUE means	
		output opcodes, FALSE means	
		don't output opcodes.	
VirtualLocation	Private	String variable to hold the user	String
		input in the Change Disk A and	
		Change Disk B dialog boxes.	
MemoryStart	Private	String variable to hold the user	String
		input for the start location of a	
		memory dump. Used for the	
		memory dump dialog.	
MemoryEnd	Private	String variable to hold the user	String
		input for the end location of a	
		memory dump. Used for the	
		memory dump dialog.	
MemoryBank	Private	Variable to hold the memory bank	int
		selected for a memory dump. 0	
		means dump the RAM, 1 means	
		dump the ROM, and 2 means dump	
		the Video RAM.	
DrawMode	Private	Variable to hold the drawing mode.	int
		0 means draw in fast mode, and 1	
		means draw in real mode.	
SetBreakpoint	Private	String variable to hold the input	String
		from the user in the Breakpoint	
		dialog. This is the location for the	
		breakpoint.	
DialogUp	Private	Variable to hold the state of the	boolean
		dialog panels that are being shown.	
		This makes the panels modal, so	
		buttons below the panel cannot be	
		pressed.	
ErrorDialogUp	Private	Variable to hold the state of the	boolean
		error dialog that is shown. This	
		makes the error panel modal, so	
		buttons below the panel cannot be	
		pressed.	
image	Private	Variable to hold the Kaypro logo	Image[]
		image.	
KEYPORTDATA	Private	Holds the port for keyboard data	short
		input.	
KEYPORTCONTROL	Private	Holds the port for keyboard control	short
		input.	

2.2.4.2	Methods

Method	Scope	Parameter Values	Return Values	Description
main	Public	String[]	void	Creates the main applet frame.
init, jbInit	Public	void	void	Initializes the emulation; instantiates CPU and Hardware objects and all GUI objects.
start	Public	void	void	Starts the emulation applet.
stop	Public	void	void	Destorys and cleans up the applet.
run	Public	void	void	Runs the Kaypro II emulation.
paint	Public	Graphics g	void	Repaints the screen in real mode or fast mode according to the mode.
destroy	Public	void	void	Set the visibility of all frames to false.
getAppletInfo	Public	void	String	Returns the name of the applet.
getParameterInfo	Public	void	String[]	Returns the parameter information sent to the applet.
getParameter	Public	String, String	String	Sets and returns the parameters sent to applet.
BDebugMode_actionPer formed	Private	ActionEvent e	void	Handles the debug mode button click.
BFastMode_actionPerfo rmed	Private	ActionEvent e	void	Handles the fast/real mode button click.
BReset_actionPerforme d	Private	ActionEvent e	void	Handles the reset button click.
BChangeA_actionPerfor med	Private	ActionEvent e	void	Handles the change a button click.
BChangeB_actionPerfor med	Private	ActionEvent e	void	Handles the change b button click.
BStepMode_actionPerfo rmed	Private	ActionEvent e	void	Handles the step mode button click.
BBreakpoint_actionPerf ormed	Private	ActionEvent e	void	Handles the set breakpoint button click.

BMemoryDump_action Performed	Private	ActionEvent e	void	Handles the memory dump button click.
BInterrupt_actionPerfor med	Private	ActionEvent e	void	Handles the generate interrupt button click.
BOptions_actionPerfor med	Private	ActionEvent e	void	Handles the view options button click.
BSingleStep_actionPerf ormed	Private	ActionEvent e	void	Handles the single step button click.
BDumpOK_actionPerfo rmed	Private	ActionEvent e	void	Handles the OK button click in the MemoryDump dialog.
BDumpCancel_actionPe rformed	Private	ActionEvent e	void	Handles the Cancel button click in the MemoryDump dialog.
BBreakpointOK_action Performed	Private	ActionEvent e	void	Handles the OK button click in the Breakpoint dialog.
BBreakpointCancel_acti onPerformed	Private	ActionEvent e	void	Handles the Cancel button click in the Breakpoint dialog.
BOptionsOK_actionPerf ormed	Private	ActionEvent e	void	Handles the OK button click in the OptionDialog dialog.
BOptionsCancel_action Performed	Private	ActionEvent e	void	Handles the Cancel button click in the OptionDialog dialog.
BChangeAOK_actionPe rformed	Private	ActionEvent e	void	Handles the OK button click in the ChangeDialogA dialog.
BChangeACancel_actio nPerformed	Private	ActionEvent e	void	Handles the Cancel button click in the ChangeDialogA dialog.
BChangeBOK_actionPe rformed	Private	ActionEvent e	void	Handles the OK button click in the ChangeDialogB dialog.
BChangeBCancel_actio nPerformed	Private	ActionEvent e	void	Handles the Cancel button click in the ChangeDialogB dialog.
BErrorOK_actionPerfor med	Private	ActionEvent e	void	Handles the OK button click in the Error dialog.

BRemoveBreak_actionP erformed	Private	ActionEvent e	void	Handles the Remove button click in the Breakpoint dialog.
OutputPanel_keyTyped	Private	KeyEvent e	void	Handles the key typed event in the OutputPanel. This is were all keyboard input is captured by the emulator.

2.2.5 ImageCanvas extends Canvas

Image canvas provides a canvas on which a spinning picture of the Kaypro II computer is loaded. The images allow the user to view a 3-D rotation of an actual Kaypro II computer.

2.2.5.1 ImageCanvas Members

Member	Scope	Description	Туре
kaimages	Private	Images used for the animation.	Image[]
thread	Private	Thread object to make this object a thread.	Thread
tracker	Private	MediaTracker object to track the loading of the images.	MediaTracker
currentimg	Private	Variable to hold the current image to be shown.	int

2.2.5.2 ImageCanvas Methods

Method	Scope	Parameter Values	Return Values	Description
init	Public	void	void	Initializes all objects needed for this object. Also loads the images into the MediaTracker.
paint	Public	Graphics g	void	Paint method for this object to paint the images onto the canvas object.
run	Public	void	void	This method runs this thread. As soon as the images are loaded the images are cycled forever.
start	Public	void	void	Starts the thread so this object will run with the rest of the emulation.
stop	Public	void	void	Stop the thread.

2.2.6 LogoCanvas extends Canvas

2.2.6.1 LogoCanvas Members

The logo canvas provides an object on which the Kaypro II logo is located. The Kaypro II logo was scanned from the original Kaypro II, and stored as a bitmap. The bitmap is loaded when the emulation is started.

Member	Scope	Description	Туре
image	Private	Image to be sent to this object and	Image
		shown.	
clear	Private	Variable to tell this object to clear	boolean
		the Canvas before drawing the	
		image.	

2.2.6.2 LogoCanvas Methods

Method	Scope	Parameter Values	Return Values	Description
Paint	Public	Graphics g	void	Paint method for this object to paint the image onto the canvas object.
SetImage	Public	Image image	void	Sets the image to be shown onto the canvas.
Update	Public	Graphics g	void	Calls the paint method each time this object is called or the screen needs to repainted.

2.2.7 OutCanvas extends Canvas

2.2.7.1 OutCanvas Members

Out Canvas holds the Real mode image. The real mode image allows the user to view the actual character set of the original Kaypro II computer.

Member	Scope	Description	Туре
Image	Private	Image to be shown using	Image
		MemoryImageSource. Image will	
		be rendered using this object.	
Hardware	Private	Hardware object pointer to get the	HARDWARE
		video RAM.	
CharSet	Private	Array that holds the character rom	Byte[]
		from the original Kaypro II	
		computer.	
ColorModel	Private	This object holds the color to be	ColorModel
		used when rendering the image.	
Pixels	Private	Array that holds the pixels that are	Byte[]

		turned on or off when the image is rendered.	
Rscreen	Private	MemoryImageSource that will render the image used.	MemoryImageSource

2.2.7.2 OutCanvas Methods

Method	Scope	Parameter Values	Return Values	Description
Paint	Public	Graphics g	void	Paint method for this object to paint the image onto the canvas object.
Update	Public	Graphics g	void	Calls the paint method each time this object is called or a repaint is needed.
realUpdate	Public	Graphics g	void	This method is called externally to speed up the drawing. The drawing faster by eliminating the call to paint.
generateColorModel	Public	void	void	This method creates the color model used by the MemoryImageSource. Only two colors are needed because the Kaypro II screen is monochrome.
generatePixels	Public	void	void	This method mathematically fills the pixels array to render the image.
MakeScreenImage	Public	void	void	This method creates the MemoryImageSource and sets it to an animated MemoryImageSource.



Figure 4 Output Screen Example

2.2.8 Z-80 CPU Emulation

- The Kaypro II utilizes the Z-80 Processor. The CPU emulated shall be the Z-80
- The CPU instruction set shall conform to those presented in the Zilog Z80 Microprocessor Family User's Manual, Part number Q1/95 DC 8309-1.

2.2.8.1 Z-80 Features

The Z-80 CPU contains a number of notable features. These include:

- One 8-bit Accumulator
- One 8-bit flags register
- Six 8-bit general purpose register, that can be mapped to three 16-bit registers
- An alternate register set
- An interrupt vector register
- Two 16-bit index registers
- One stack pointer
- One program counter

2.2.8.2 Z-80 Instruction Set

The Z-80 instructions are a superset of the 8080. A summary of the Z-80 instruction set is included in appendix A.

The Z-80 instruction set consists of the following groups of operations:

- Load and exchange
- Block transfer and search
- Arithmetic and Logical
- Rotate and shift

- Bit Manipulation
- Jump, Call and return
- Input and Output
- CPU Control (NOP, HALT, etc)
- The RLA command as documented in the Zilog user's manual contains an error in the rotate diagram. The emulation shall support shift left, whereas the manual depicts shift right.

2.2.8.3 Z-80 Arithmetic Logic Unit (ALU)

The Z-80 ALU supplies the following functions:

- Add
- Subtract
- Logical AND
- Logical OR
- Logical Exclusive OR
- Compare
- Shift and rotate
- Increment and decrement
- Bit operations
- The ALU shall be implemented as a function of the CPU. It may not be implemented separately.

2.2.8.4 Z-80 Addressing modes

The Z-80 CPU shall support the following addressing modes:

- Immediate, where data is explicitly specified within the instruction (8 bit)
- Immediate extended, where data is specified within the instruction (16 bit)
- Zero page, where a single byte instruction may call one of eight zero-page locations
- Relative, where the following byte specifies a relative address
- Extended, where a 16 bit value specifies the location of an indirect address
- Indexed, where an index register and an offset specify an absolute address
- Register addressing, where a particular register specifies an address location
- Implied addressing, where the opcode automatically implies a CPU register
- Register indirect addressing, where the register contains an indirect address reference
- Bit addressing, where memory or registers may directly manipulate individual bits

2.2.8.5 Main Registers

The Z-80 emulation shall include the following main registers. These registers shall be contained within the processor, and be accessible to the CPU instructions. The alternate instructions are accessible via a Z-80 swap command. This command swaps the main and alternate register sets. Unless swapped, the alternate register set is not accessible to the Z-80 instructions.

Main Register Set		Alternate Register Set	
Accumulator A	Flags F	Accumulator A'	Flags F'
В	С	B'	C'
D	Е	D'	E'
Н	L	H'	L'

Table 1,	Z-80	Primary	Register	Set
----------	------	----------------	----------	-----

2.2.8.6 Special Purpose Registers

Z-80 special purpose registers shall be included in the emulation. These registers assist in indirect addressing via Z-80 instructions, specifically, the IX and IY index registers. The program counter controls program execution, while the stack pointer register controls stack operations. The Z-80 CPU includes instructions for stack manipulation.

Special Purpose Registers				
Interrupt	Memory			
Vector I	Refresh			
	Register R			
Index Register IX				
Index Register IY				
Stack Pointer SP				
Program Cour	Program Counter PC			

Table 2, Z-80 Special Purpose Register Set

- The Interrupt vector, I, is used for mode 2 interrupts (described below). It shall be implemented.
- The Memory refresh register is used for dynamic memory refresh. It is incremented each time an instruction is executed. Dynamic memory is a function of hardware implementation, and is not needed. The memory refresh register, R, shall not be implemented.

2.2.8.7 Bus Timing and Signals

Bus timing and associated signals shall not be implemented. Only the function of the CPU shall be implemented. Exact CPU speed shall not be governed, except within the limits of the executing hardware and software.

2.2.8.8 CPU Object

CPU Object is a Task



kayprodes.doc

21 **Proprietary and Confidential**

The CPU shall be implemented as an object. It shall have access via member functions. The CPU object shall contain an array of opcode references. The CPU shall fetch an opcode, and use that value as an index into the array of object references.

- The Z-80 CPU shall be implemented as an object.
- Each instruction may be implemented as a separate object or as one of a group of objects
- Each instruction may be accessed via an array of opcode references contained within the CPU object
- The Z-80 object shall be implemented as a Java class
- The Z-80 object shall be implemented as a Java thread
- The CPU object shall contain certain necessary private variables and public functions. The variables shall serve as internal registers, flags, etc.
- The public functions shall allow external objects to access the internal CPU operations.

NT.	, ,	T		
Name	Scope	Туре	Description	
StepMode	Private	Boolean	The CPU shall be capable of operating in two	
			modes: debug and run. In debug mode, the CPU	
			shall execute one instruction at a time. The	
			StepMode variable shall control the CPU mode.	
			0=step mode off, 1=step mode on	
hHardware	Private	Hardware	The CPU shall have access to the hardware object.	
			The hardware variable shall be a reference to the	
			hardware object.	
			Reference to hardware object. Needed to read and	
			write data to/from object	
SP	Private	Short	Stack pointer	
PC	Private	Short	Program Counter	
IX	Private	Short	Index register	
IY	Private	Short	Index register	
А	Private	Short	A register	
В	Private	Short	B register	
С	Private	Short	C register	
D	Private	Short	D register	
Е	Private	Short	E register	
Н	Private	Short	H register	
L	Private	Short	L register	
A1	Private	Short	A register (alternate set)	
B1	Private	Short	B register (alternate set)	
C1	Private	Short	C register (alternate set)	
D1	Private	Short	D register (alternate set)	
E1	Private	Short	E register (alternate set)	
H1	Private	Short	H register (alternate set)	
L1	Private	Short	L register (alternate set)	
R	Private	Short	Memory refresh register	
Ι	Private	Short	Interrupt control vector	
IFF	Private	Boolean	Interrupt enable	
Halt	Private	Boolean	The CPU contains a command to halt the processor.	
			When the CPU is in halt state, the Halt variable	
			shall indicate its state.	
			State of processor (0=running, 1=halted)	
Reset	Private	Boolean	The CPU may be reset. The Reset variable contains	
			the current reset state of the CPU	
			State of processor (0=running, 1=reset)	
Break	Private	Int	A breakpoint may be set. This indicates at what	
			address the CPU will break. The break address is	
			held in the Break variable.	
			PC of breakpoint	
Cmd[]	Private	Opcode	Array of opcode objects. Each points to a single Z-	
			80 opcode. See opcode object.	

2.2.8.8.1 CPU Object Data Members

Table 3, CPU data Members

2.2.8.8.2	CPU	Member	Function	Summary
-----------	-----	--------	----------	---------

Member	Scope	Parameters	Return Value	Description
SetBreakPoint	Public	Short Address (0-0xffff)	Short 0 = Breakpoint set 1 = Breakpoint error	Sets a CPU breakpoint
GetStepMode	Public	None	boolean false = Run mode true = Step Mode	Returns the current status of Step/Mode
SetStepMode	Public	boolean true = Run Mode false = Step Mode	None	Sets step mode to run or step
Registers2String	Public	None	String Text string containing current register status	Returns text string containing CPU register status. Used for debugging
Flags2String	Public	None	String Text string containing current flag status	Returns text string containing CPU flag status. Used for debugging
Opcode2String	Public	None	String Text String containing current opcode mnemonic an parameters	Returns text string containing CPU opcode mnemonic. Used for debugging
Step	Public	None	Void	Single steps CPU one instruction. CPU must be in step mode
Start	Public	Hardware Reference to hardware object	Void	Starts the CPU thread
Busy	Public	None	Boolean True=Executing step False=Waiting for step (ok to read opcodes, registers or flags)	Valid when in step mode only. Returns state of CPU. True if CPU is busy, False if CPU is idle. External routines should not try to read flags opcodes, or registers while CPU is busy. erroneous results may occur.
CPU	Public	None	Void	CPU Constructor

Table 4, CPU Public Functions

2.2.8.8.3 CPU Public Member Function Descriptions

2.2.8.8.3.1 SetBreakPoint Public Member Function

The CPU object supports a single breakpoint. The SetBreakPoint function sets the address on which the CPU will enter a break mode. The CPU shall break when an opcode is fetched from the given address. A break will not be performed on a data read or write.

When the CPU encounters a breakpoint, it will place itself in step mode, and stop executing commands.

2.2.8.8.3.2 GetStepMode Public Member Function

The GetStepMode function returns the current state of the CPU. Possible states are:

- Step mode
- Run Mode

2.2.8.8.3.3 SetStepMode Public Member Function

The SetStepMode function allows external entities to manually set the mode of the CPU. Possible modes are:

- Step mode
- Run Mode

2.2.8.8.3.4 RegisterDisplay Public Member Function

The register display function returns a string containing the current register status. An example would be: PC=579 A=0 BC=7f DE=e406 HL=2d IX=0 IY=0 SP=fbfc

2.2.8.8.3.5 OpcodeDisplay Public Member Function

The register display function returns a string containing the current register status. An example would be: JR Z,57d

2.2.8.8.3.6 FlagDisplay Public Member Function

The register display function returns a string containing the current register status. An example would be: S=0 Z=1 H=1 PV=1 N=0 C=0

2.2.8.8.3.7 Step Public Member Function

Active only when CPU is in step mode. Executes one complete instruction.

2.2.8.8.3.8 Start Public Member Function

2.2.8.8.4 External Hardware Object Access

The CPU objects shall have access to public functions and public data within the hardware object. The CPU shall be able to perform the following functions on the hardware object:

2.2.8.8.4.1 Short Readport (short port)

Reads a byte from a specific hardware port. The port is passed as the only parameter.

2.2.8.8.4.2 Void Writeport (short port, short data)

Writes a byte to a specific hardware port. The port number is passed as the first parameter, while the data is passed as the second parameter.

2.2.8.8.4.3 Int ReadWord (int address)

Reads a word from memory. The address to read from is the only parameter. The read is context dependent. That is, the read will occur from the currently selected bank.

The return value is expected to be in the proper order. The Z-80 stores the LSB first, and the MSB second. Thus, the return value is expected to be LSB+MSB*256.

2.2.8.8.4.4 Void WriteWord (int address, int data)

Writes a word to memory. The address to read from is the first parameter, while the data to be written is the second parameter. The write is context dependent. That is, the write will occur from the currently selected bank.

The value is expected to be stored in the proper order. The Z-80 stores the LSB first, and the MSB second. Thus, the stored value is expected to be LSB+MSB*256.

2.2.8.8.4.5 Short ReadByte (int address)

Reads a byte from memory. The address to read from is the only parameter. The read is context dependent. That is, the read will occur from the currently selected bank.

2.2.8.8.4.6 Void WriteByte (int address, int data)

Writes a byte to memory. The address to read from is the first parameter, while the data to be written is the second parameter. The write is context dependent. That is, the write will occur from the currently selected bank.

2.2.8.8.4.7 boolean ResetStatus ()

Reads reset state from hardware object.

The Z-80 CPU shall support implementation of the RESET function. When reset, the CPU shall force a jump to location 0x00 upon completion of the current command.

2.2.8.8.4.8 boolean NMIStatus()

Reads NMI state from hardware object

The Z-80 supports one non-maskable interrupt. This interrupt is executed when the NMI function of the hardware object returns true. The NMI interrupt forces a CPU restart (call) to location 0x66 upon the completion of the current instruction.

• The non-maskable interrupt may not be disabled.

2.2.8.8.4.9 boolean IntStatus ()

The Z-80 CPU supports 3 modes of maskable interrupts: mode 0, mode 1, and mode2. The int function accepts a value from the hardware object. This value is used as an offset for modes 0 and 2. This value is not implemented in mode 1.

• Maskable interrupts may be disabled via CPU instruction.

2.2.8.8.4.9.1 Mode 0

An interrupt is executed when the INT line of the CPU is activated. The INT mode 0 interrupt forces execution of the instruction placed on the bus by the interrupting device. The execution of the device-supplied instruction takes place upon the completion of the current instruction.

• Mode 0 shall be implemented.

2.2.8.8.4.9.2 Mode 1

An interrupt is executed when the INT line of the CPU is activated. The INT mode 1 interrupt forces a CPU restart (call) to location 0x38 upon the completion of the current instruction.

• Mode 1 shall be implemented.

2.2.8.8.4.9.3 Mode 2

An interrupt is executed when the INT line of the CPU is activated. The INT mode 2 requires that the programmer setup a table of 16 bit service routine addresses. When an interrupt is generated, a 16 bit address is created. This address points to an element in the table.

The upper 8-bits of the address is specified by the programmer, and stored in the I register. The lower 8bits are supplied by the interrupting device. This address is used by the CPU to index into the programmersupplied table. The index points to the address of the interrupt service routine.

The execution of the interrupt service routine takes place upon the completion of the current instruction.

• Mode 2 shall be implemented.

2.2.8.8.4.10 Int GetINTVector ()

Returns the vector from the INT (modes 0 and 2)

2.2.8.9 Opcode Object



Figure 6, Opcode Object

The opcode object is a virtual base class. Its purpose is to allow additional classes to inherit its two basic functions.

The opcode base class contains two virtual functions.

- Execute
- Log

The rules of inheritance allow opcodes to point to instructions. For example, the following code would be implemented for each instruction (or groups of instructions).

The instruction1 class would extend the functionality of the base class. It would supply the functionality for the log and execute functions. Each instruction, or group of instructions will have a similar definition.

Within the CPU class, the following code would be implemented.

```
private opcode cmd[] = new opcode[maxopcodes];
opcode[0] = new instruction1();
opcode[1] = new instruction2();
opcode[2] = new instruction3();
```

This code allows each instruction to be referenced via an array index. Executing an instruction is then quite simple. It would be accomplished as follows.

The CPU object simply fetches the next opcode, then uses that opcode as an index into an array of opcode pointers. It uses the pointer to execute the correct opcodes member function(s).

2.2.8.9.1 Opcode Object Data Members There are no required opcode data members

Function	Parameters	Return Value	Description
Log	None	String containing opcode string	Returns a string containing text of the command executed. For
			example, the return string may contain: <i>JR Z</i> , <i>57d</i>
			This function is provided for debugging purposes.
Execute	None	None	Executes the current instruction, and sets the PC to the next
			instruction.

2.2.8.9.2 Opcode Member Function Summary

2.2.8.9.3 External CPU Object Access

The opcode object shall have access to functions and data within the CPU object. Because the two are intimately tied to each other they shall be friend functions.

2.2.9 Object Hardware

Hardware is a Task

Figure 7, Port Emulation, Kaypro II functional view, shows the Kaypro II architecture. Central to the architecture is the hardware. The hardware represents the communication mechanism between the various system components. The hardware represents discrete chips and connection logic within the actual Kaypro II. The hardware shall be a link from the CPU to all the other devices. The hardware connects the following devices.

- Keyboard
- Screen
- Memory (Ram/Video/RAM)
- Bank switching
- I/O Ports
- Disk Drives
- Motor control, indicator lights, etc

The hardware passes the following signals (messages):

- User action
- NMI
- INT
- Reset
- Read memory
- Write memory
- Port commands



Figure 7, Port Emulation

2.2.9.1 Memory Emulation



Figure 8 Kaypro II Bank Switching

The Kaypro II utilizes two banks of memory. Bank 0 contains 64K of linear RAM. Bank 1 contains the video and system ROM. Notice from Figure 8 that bank 0 and bank 1 share high memory.

One way to understand the Kaypro II banking scheme is to visualize a switch (see Figure 8). The CPU executes instructions from memory. The memory that the CPU sees is determined by the bank switch. Depending on the position of the bank switch, the CPU will operate on data from either bank 0 or bank 1. The bank switch is thrown electronically. This allows the Kaypro II to support 64K programs, while still supporting memory mapped video, and bootstrap ROM.

Note that the upper portion of bank 0 and bank 1 share bank 0's RAM. This allows a single program to operate in both memory domains.

Bank 1 contains ROM as well as video. The ROM, referred to as the "System ROM," is contained within a 2716 EPROM. This EPROM is pre-programmed with utility routines, as well as a bootstrap loader. When

the system is reset, bank 1 is selected, and code from within the System ROM is executed. This code loads the operating system from floppy and initializes the system. The complete memory map for the Kaypro II is shown in Table 5.

Bank	Туре	Range
0	System RAM	0x0000 - 0xFFFF
1	System ROM (2716)	0x0000 - 0x2FFF
1	Video RAM	0x3000 – 0x3FFF
1	System RAM ²	0x4000 – 0xFFFF

Lunic cy isaypi o is monitory mup

- The emulated RAM shall be 64K bytes.
- The emulated ROM shall be 4K Bytes
- The emulated Video RAM shall be 4K Bytes.
- System ROM shall be extracted from the original Kaypro II 2716 EPROM, converted to programmatic form, and inserted into the emulator code.

*Note: Video and System ROM actually occupy only 4K. There is a void above each of these areas. This area can be occupied by larger ROM, for example. The Kaypro II has a jumper that allows upgrading the base unit to a 2732 ROM. It has been reported that some Kaypro systems mirror System ROM (duplicate electronically). That is, System ROM repeats within the void space.

2.2.9.2 Hardware Members

Member	Scope	Туре	Description
сри	Private	CPU	Object for CPU.
screen	Private	Screen	Object for Screen.
sMemory[0X10000]	Private	Short	Memory allocation.
bBank	Private	Boolean	Switch to set memory bank.
			True=Rom/video selected.
			False=RAM.
bNMIStatus	Private	Boolean	Determines the NMI line status. Initially
			set at false.
sNMICount	Private	Short	Determines the number of loops that
			NMI has remained. Initially set at 0.
			Must receive 20 consecutive NMI to
			avoid race conditions.
d[256]	Private	Device	Devices (ports) connected to the
			hardware. Allocated with 256 devices
			initally, but not defined.
bKeyAvail	Private	Boolean	Determine if a the character is available.
			True if character is available. Initially
			set as false.
sDrive	Private	Short	Determine the if the floppy drive is
			active. Active floppy drive. Initially set
			at 0.
cKeyBuff[10]	Private	Char	The Keyboard character buffer

Hardware Object Data Members

 $^{^{2}}$ As noted in the text, bank 1 system RAM is physically the same as bank 0 system RAM. They are logically and electronically the same.

sHead	Private	Short	Head pointer for character buffer.
sTail	Private	Short	Tail pointer for character buffer.
COLUMNP	Public	Final	Physical line length. Maximum of
		Short	length is 128. Used for Calculating the
			screens for formatting purposes
COLUMNS	Public	Final	Screen line Length. Maximum of length
		Short	is 80. Used for Calculating the screens
			for formatting purposes
ROWS	Public	Final	Number of rows on screen. Maximum
		Short	length of 24.
cVideo[ROWS][COLUMNP]	Global	Char	Video Memory. 24 X 128
cVideoX[ROWS][COLUMNP]	Global	Char	Video memory, translated into printable.
			24 X 128

2.2.9.3 Hardware Members

Methods	Scope	Parameters	Return Value	Description
Constructor		Null	Null	
Start	Public	CPU c	Null	Get references to the
		Screen s		screen and cpu objects.
Run	Public	Null	Null	Suspends.
setBank	Public	Boolean b	None	Switches the RAM or
				ROM bank.
				True = $Rom/Video bank$.
				False = RAM.
Adddev	Public	Device din	None	Add a device to a port.
		Short sPort		
In	Public	Short sPortIn	Short	Handles CPU IN
			If not null	commands. Returns the a
			Return nothing	port or a 0.
Out	Public	Short	None	Handles CPU OUT
		SportOut		commands.
		sDataOut		Passes in a port number.
Read	Public	Int iLocation	Synchronized short	Handles a read request
			Actual memory RAM.	from memory as a single.
			Actual memory for the video.	Returns the memory
			Actual memory for the ROM.	location.
ReadWord	Public	int iLocation	Synchronized short	Handles a read request
			read(iLocation) *256 +sTemp	from memory as a word.
				Returns the memory
				location.
Write	Public	int iLocation	None	Handles a write request
		short sData		from memory as a single.
				Passes in a memory
				location and the memory
				data as a short(single).
WriteWord	Public	int iLocation	None	Handles a write request
		int iData		from memory as a word.
				Passes in a memory
				location and the memory
				data as an int(word).
SetNMI	Public	None	None	Set Interrupt

Hardware Public Member Methods Summary

GetNMI	Public	None	Synchronized boolean (true or false)	Returns status of NMI line. Must read 20 consecutive NMI's. This eliminates a race condition, where an NMI is actually generated too quickly. This can happen
MMDagat	Dublic	None	None	In the disk drive task.
NMIKeset	Public	None	None	Assert the NIMI line
DutKoy	Public	Char c	None	Assert the Nin line.
ruikey	rublic	Chare	None	beginning of the input buffer.
GetKey	Public	None	Char cTemp	Get a key form the input buffer.
KeyAvail	Public	None	Boolean bKeyAvail	Set an input key to true as available.
GetDrive	Public	None	Short sDrive	Get the active drive.
SetDrive	Public	Short s	None	Set the active drive.
SetInt	Public	Int offset	None	Set Interrupt
GetInt	Public	None	Int offset	Returns status of Interrupt line. Must read 20 consecutive Interrupt. This eliminates a race condition, where an Interrupt is actually generated too quickly. This can happen in the disk drive task.
SetReset	Public	None	None	Set Reset line.
GetReset	Public	None	None	Sends a flag to reset the kaypro.
ReadROM	Public	Int iLocation	Short byte	Retrieves a memory location from ROM and returns the data within that location.
ReadVideo	Public	Int iLocation	Short byte	Retrieves a memory location from Video and returns the data within that location.
ReadRAM	Public	Int iLocation	Short byte	Retrieves a memory location from RAM and returns the data within that location.

2.2.10 SIO/PIO Design





2.2.10.1 Object Method Description tables

SIO Object Method description table

Method	Description	Parameter Values	Return Value
Write	Writes the given bit pattern to	Port Values:	No return.
	the given instance of SIOPort A	0x05 for Write data to SIO B	
	or B using the hex value to	0x07 for Write control to SIO B	
	determine whether it's control or		
	data. Calls SIOPort::Write	The following ports will be	
	passing the byte to it as well as	opened but have no affect.	
	CONTROL /DATA. SIOPort A	0x04 for Write data to SIO A	

	or B determines where to put the	0x06 for Write control to SIO A	
	byte. Port B is used for the keyboard.		
Read	Returns the value from calling SIOPort::Read (C/D) Port B is used for the keyboard.	0x05 for Read data from SIO B 0x07 for Read control from SIO B. The following ports will be opened but have no affect. 0x04 for data from SIO A 0x06 for data from SIO A	Returns short, Contents from SIOPort See (SIOPort methods)
SetHardware	Sets pointer to hardware object. For Int useage.	Pointer to hardware object.	null
GetSIO	Returns a this ptr to this SIO Object	null	Returns a SIO Object
Reset	Calls SIOPorts A and B::Reset in order to reset the SIO chip.	none	null
Constructor	Calls SIOA.Reset and SIOB.Reset Instantiates Keyboard object and passes an SIOPortB object ptr to Keyboard Calling Keyboard.SetPortObject(SIOPort B)	null	null

2.2.10.2 SIOPort Object Method Description table

Method	Description	Parameters	Return Value
Reset	WR0 Points to itself	None	null
	WR1 is cleared and bit 3		
	is set.		
	WR2 bit 7 cleared		
	RD0 bit 0 is cleared		
	RD0 bit 2 is set		
	Buffer is cleared.		
	WR2 is copied into RD2		

	Reset causes the first		
	byte written to this port		
	to be written into WR0.		
	WR0 is also set to point		
	to itself.		
Write	Uses WR0 to determine	short byte	null
	which register receives	Value to be written	
	the given bit pattern if		
	2nd param is control.	short port	
	1	States Control or Data	
	Writes byte to it internal		
	buffer if 2nd param is	If Port is data. Transmit	
	data. (This will be done	buffer char avail is set	
	by keyboard)	(See RD1) and buffer	
		empty is reset (See	
		RD1) and char is	
		written to buffer buffer	
		size increases.	
		If Port is control. Byte is	
		written to the Register	
		pointed to by WR0	
Read	Uses WR0 to determine	short byte that	Returns contents of RDx
	which RDx register is	determines whether	pointed to by WR0 if
	returned if Param is	control or data is being	param is CONTROL. Or
	CONTROL	requested.	next byte from buffer if
		requested.	param is DATA.
	Returns the next byte		F
	form buffer if param is		
	DATA and decreases		
	buffer size.		
Constructor	Construction Sequence:	null	null
	1) Reset is Called.		
SetPortID	1) Reset is Called. Sets the string value of	String PortID	null
SetPortID	1) Reset is Called. Sets the string value of what port this instance	String PortID 'A' or 'B'	null
SetPortID	1) Reset is Called. Sets the string value of what port this instance of PIOPort is for Later	String PortID 'A' or 'B'	null
SetPortID GetPortID	 Reset is Called. Sets the string value of what port this instance of PIOPort is for Later Return what port this is 	String PortID 'A' or 'B' null	null Returns 'A' or 'B'
SetPortID GetPortID	 Reset is Called. Sets the string value of what port this instance of PIOPort is for Later Return what port this is 	String PortID 'A' or 'B' null	null Returns 'A' or 'B' essentialy returning
SetPortID GetPortID	1) Reset is Called. Sets the string value of what port this instance of PIOPort is for Later Return what port this is	String PortID 'A' or 'B' null	null Returns 'A' or 'B' essentialy returning MyPortID member.
SetPortID GetPortID SetPortObject	 1) Reset is Called. Sets the string value of what port this instance of PIOPort is for Later Return what port this is Connects a port object 	String PortID 'A' or 'B' null Object ptr that Inherits	null Returns 'A' or 'B' essentialy returning MyPortID member. null
SetPortID GetPortID SetPortObject	 1) Reset is Called. Sets the string value of what port this instance of PIOPort is for Later Return what port this is Connects a port object up to this port. Writes 	String PortID 'A' or 'B' null Object ptr that Inherits from Port	null Returns 'A' or 'B' essentialy returning MyPortID member. null
SetPortID GetPortID SetPortObject	 1) Reset is Called. Sets the string value of what port this instance of PIOPort is for Later Return what port this is Connects a port object up to this port. Writes and reads for data from 	String PortID 'A' or 'B' null Object ptr that Inherits from Port	null Returns 'A' or 'B' essentialy returning MyPortID member. null
SetPortID GetPortID SetPortObject	 1) Reset is Called. Sets the string value of what port this instance of PIOPort is for Later Return what port this is Connects a port object up to this port. Writes and reads for data from this port are redirected 	String PortID 'A' or 'B' null Object ptr that Inherits from Port	null Returns 'A' or 'B' essentialy returning MyPortID member. null
SetPortID GetPortID SetPortObject	 1) Reset is Called. Sets the string value of what port this instance of PIOPort is for Later Return what port this is Connects a port object up to this port. Writes and reads for data from this port are redirected to the Connect 	String PortID 'A' or 'B' null Object ptr that Inherits from Port	null Returns 'A' or 'B' essentialy returning MyPortID member. null

2.2.11 Keyboard Object Method Description table

Function	Description	Parameters	Return Value
GetKeys	Constantly polls the		
	keyboard for input keys		
	and places them into		

	SIOPort B's		
SetPortObject	Connects the keyboard	Port inherited object	null
	to the given port Object.		

2.2.12 SIO Object Member description tables

SIOPort Members

Member	Scope	Description	Туре
CONTROL	Public	CONTROL is a const	Short
		value that is written to	
		an SIOPort object	
		from SIO chip to tell	
		SIOPort that the byte	
		passed in is a control	
		byte.	
DATA	Public	DATA is a const value	Short
		that is written to an	
		SIOPort object	
		from SIO chip object to	
		tell SIOPort that the	
		byte passed in is a data	
		byte.	
Hardware Pointer	Private	Pointer to hardware for	Hardware Object
		callback needs	-
Buffer	Private	Holds upto 255 typed	String Array
		transmitted characters	
		from keyboard.	
		when buffer is empty	
		sets bit 2 of RD0. (See	
		RD0 Register)	

2.2.12.1 WR0 Register Description table

Description - Pointer register and command register.

Bit value meanings

bits 0 - 2 form a pointer to the read or write

register to receive the incomming byte.

bits 3 - 5 form command bits for WR0 command bits my not need be implemented as they are used in serial

I/O not Keyboard input.

bits 6 - 7 CRC bits

2.2.12.2 WR1 Register Description table

Description - Contains control bits for the various interrupt and Wait/Ready modes.

This register will act as a ghost taking values that will be neglected.

Bit value meanings
bit 2 status affects vector. If bit is 0, WR2 is
returned from WR2 in an Int Acknowledge
sequence.
bit 3 - Interrupt mode 0
bit 4 - Interrupt mode 1

2.2.12.3 WR2 Register Description table

Description - Interrupt vector register.

Bit Value meanings
bits 0 - 7 are the ISR vector
bits 4 - 7 and 0 are always returned exactly as
written
bits 1 - 3 are returned as written if bit 2 in WR1 is 0.

2.2.12.4 WR3 Register Description table

Description - Receiver logic/ control bits/ parameters *May not need to be implemented.*

2.2.12.5 WR4 Register Description table

Description - Receiver and Transmitter control *May not need to be implemented.*

2.2.12.6 WR5 Register Description table

Description - Transmitter control bits. *May not need to be implemented*

2.2.12.7 WR6 Register Description table

Description - SDLC character for sync mode. *May not need to be implemented*

2.2.12.8 WR7 Register Description table

Description - SDLC character for sync mode *May not need to be implemented*

2.2.12.9 RD0 Register Description table

Description - Contains status of receive and transmit buffers

Bit Value Meanings
bit - 0 is set when a new character is available.
bit - 2 is set when buffer is empty.

2.2.12.10 RD1 Register Description table

Description - Special receive conditions/ status bits / resudue codes *May not need to be implmented*

Description - ISR vector set in WR2 for non status affects.. *May not need to be implemented using WR2*.

2.2.13 SIO Object Members

Member	Scope	Description	Туре
SIOPort A	Private	SIOPort A instantiation,	SIOPort
		controls data and control	
		signals for	
		the serial input and	
		output port A.	
SIOPort B	Private	- SIOPort B controls	SIOPort
		data and control signals	
		for the	
		serial input and output	
		port B.	
Keyboard	Private	This is an instance of the	Keyboard
-		keyboard object that bill	-
		be	
		attachted to SIO Port B	

2.2.14 Keyboard Object Members

Member	Scope	Description	Туре
SIOPort Pointer	Private	This is a ptr to SIOPort B This port's write	SIOPort
		functions are called	
		by keybard to place	
		B's buffer.	

SIO Detailed functionality notes:

-- **Hardware Connectivity** The hardware object connects to the SIO chip by instantiating it within an array of a base object called Port. The Hardware object will determine if the SIO write or read is within the base address of the SIO and just pass the port value and the byte to be written.

Example



Figure 10, Hardware Port Connectivity

hardware must determine whether the port is in the SIO base address range and can call any of the Write() functions for the ports but must pass the port number and the byte to be written to the port.

Keyboard Detailed Functionality Notes

-- **Keyboard** SIO Port B is hooked up to the keyboard by passing an instance ptr of SIOPort to keyboard. The keyboard then calls the port objects Write functions to fill the buffer with keys pressed. Keyboard input is placed into the 255 character array until it is full. when new char is available see Register RD0. When buffer is empty see RD0.

- Initialization

SIO Instantiates the Keyboard Object. SIO calls Keyboard.SetPortObject(SIOPort B) connecting the keyboard to Port B. Keyboard calls GetKeys which constantly reads keys while buffer is not full.

- Example exectuion from system.

SIO.Reset() -> SIOPortsB.Reset(), SIOPortA.Reset(); SIO.Write(char) <- byte written into SIO WR0. WR0 pts to itself

Assuming user programs WR0 to point to RD0. Keyboard.ReadKeys() Enters char. so SIOPort B buffer has something in it.

Hardware calls SIO.Read(0x07) <- Port is control B so Return Port B RD0

User program checks to see if key in buffer by testing bit 0 of RD0.

Char is available so user calls SIO.Read(0x05) <- Port is data B so Return next byte from buffer. Buffer is empty now so SIO Port B RD0 bit 0 is cleared bit 2 is set.

- Example exectuion of keyboard

Keyboard object polls keyboard. If character from keyboard, keyboard calls its ptr to SIOB.Write(char, 0x05) SIOB adds key to buffer and incs buffer size. Then sets bit 0 of RD0 and clears bit 2 or RD0

2.2.15 PIO Design

2.2.15.1 Object Method Description table

PIO Method Description table

Function	Description	Parameters	Return Value
Write	Writes a byte to the given Port A or B of PIO. PIO port A will be used for printer output Port B is not used. Calls PIOPort A/B.Write Passing Control or data and the byte.	short port 0x09 PIOA control 0x08 PIOA data 0x0B PIOB control 0x0A PIOB data	None
Read	Reads a byte from the given port A or B. calling PIOPort::A/B.Read (C/D)	short Port 0x09 PIOA control 0x08 PIOA data 0x0B PIOB control 0x0A PIOB data	
Constructor	Instantitaes PIOPort A and B.	null	null
GetPIO	Returns a ptr to this PIO object	null	Returns a this ptr to PIO object for hardware use.
SetPortObject	Sets the data port of the given port A or B to the passed in object that derives from Port. This will be called by Hardware or UI to connect the Print Screen to the PIOPort	String Port 'A' or 'B' Port inherited object. Object to connect to the given port data stream. that inherits from Port.	null

2.2.15.2 PIO Port Method Description table

Function	Description	Parametrs	Return Value
Read	Reads from this port. If	short C/D	If Parameter is
	a read is Data, if this		CONTROL then returns
	object has a Port Object	Parameter can be control	the contents of bitport
	hooked up it reads from	or data	
	that object.		If parameter is DATA
			returns null.
Write	Writes to this port. If	Short C/D	null
	this object has a Port	Short byte	
	Object Hooked up to it it		
	writes to that object.	If CONTROL writes the	
		given byte to bitport.	
		If DATA writes the	
		given byte to the	
		connected port object if	
		a printer is connected.	
		If connected Port	
		Object ptr is pull in data	
		port is null does nothing	
		(No Printer connected	
		for our use)	
(SYSPIO only)	Sets the printerready bit	null	null
SetPrinterReady	of bitport (See bitport		
(SYSPIO only)	Sets the printer stobe bit	null	null
SetStrobe	of bitport (See bitport		
	member)		
GetBit	Returns the bit value of	short bit	boolean value of
	the requested bit from	valid ranges are 7 -0	requested bit
	bitport register		
SetBit	Sets the requested bit in	short bit	void
	the bitport register.	valid ranges are 7 - 0	
SetPortObject	Sets the PIOPort object	Object that inherits from	void
	ptr to the passed in	Port.	
	object and all reads or		
	writes to and from data		
	are sent to this objects		
	.Write(), .Read()		

2.2.15.3 SysPIO Method Description table

Function	Description	Parameters	Return Value
Constructor	SYSPIO Clears out both ports bitport registers and. For Both SysPIO	null	null
	Sets bit 0 of bitport Sets bit 3 of bitport Sets bit 5 of bitport Sets bit 7 of bitport		
Read	PIO A is the system bitport 0x1C is port A data 0x1D is port A control 0x1E is port B data 0x1F is port B control	 short port If port is A or B data does nothing If Port is A or B control returns the contents of bitport by calling PIOPort A/B.Read(CONTROL). 	Returns PIOPortA/B.Read (DATA) if port is data for A or B. Returns PIOPortA/B.Read(CON TROL) if port is control for A or B.
Write	PIO A is sytem bitport 0x1C is port A data 0x1D is port A control 0x1E is port B data 0x1F is port B control	<pre>short port short byte If Port is A control then writes byte to bitport register Calls PIOPortA.Write(CONT ROL,byte) If Port is B control then writes the byte to B's bitport register. (WHich does nothing) Calls PIOPortB.Write(CONT ROL,byte) If Port is data a or b then does nothing. Calls PIOPort::A/B.WRite(D ATA,byte)</pre>	null
GetBank	Returns Memory bank conditions	Null	Returns value of system bitport used to set the memory bank Calls SysPIO::A.GetBit(7) (See Bitport member)
GetSysPIO	Returns a ptr to this SYSPIo object	null	Returns Ptr to pio object.

2.2.15.4 Object Member Description tables

PIO Member Description tables

Member	Scope	Description	Туре
PIOPort A	Private	- Contains functionality	PIOPort
		of port A	
		Connects to printer and	
		is used for sending	
		characters to printer	
		screen. See PIOPort A	
		for how PrinterScreen is	
		connected.	
PIOPort B	Private	Port is not Used	PIOPort
KayproII instance ptr	Public	Instance of KayproII	KayProII
		that has the PrinterPort	
		Function (See Printer)	

2.2.15.5 PIOPort Member Description table

Member	Scope	Description	Туре
Bitport	Private	Contains status of	Short
		printer, printer stobe	
		floppy disk selection	
		and memory bank	
		selection for SysPIO	
		Port	
		A only (Port B will have	
		similar Functionality but	
		won't be used by the	
		system).	

2.2.15.5.1 Bitport member bit patterns

Bit Value Meanings
bit 0 is Disk drive A select
bit 1 is Disk drive B select
bit 2 not used
bit 3 is printer ready flag
bit 4 is centronics data strobe
bit 5 double density select
bit 6 disk drive motor on
bit 7 memory bank select (See Hung for values)

Port Object	Inherited Object	An object that inherits	Port
		from Port and has a	
		Read and Write	
		function Reads and	
		writes for data are	
		redirected to this object	
		if it is not null. The UI	
		or Hardware will	
		call	
		PIO::SetPortObject('A',	
		PrinterScreen) to	
		connect the printer to	
		this port.	

-PIOPort Functionality Description

PIOPort will have a Port Object that is instantiaed to null. Writes to data of PIOPort are sent to its Object.

-- PIOPort Write Example

-Initialization
Hardware calls PIO.SetPortObject('A',PrinterScreen)
PIO calls PIOPort A.SetPortObject(PrinterScreen)
-Sample printing
Hardware calls PIO.Write(0x08,'a')
PIO Calls PIOPortA.Write('a');
PIOPortA calls it's ptr instance to the connected object s.Write('a') (this will be the printer UI screen)
the printer UI Screen receives the given character.

2.2.15.6 FDC Floppy Disk Controller Methods

Method	Scope	Parameter values	Return Values	Description
SetSysPIO	Public	PIOPort Object	Null	Sets a pointer of
				the SystemPioPort
				A for checking
				working drive
				letter

Member	Scope	Description	Туре
PIOPort pointer	Private	A Pointer instance to the	PIOPort
		SysPIOPort A. Used in	
		accessing which Drive is	
		the FDC working with	
DataRegister	Private	Holds Data that is either	Short
		read from the floppy	
		dirve or to be the floppy	
		drive.	
		Port 0x13	
TrackRegister	Private	Holds track number of	Short
		the Current Read or	
		write position in the	
		floppy drive.	
		Port 0x11	
SectorRegister	Private	Holds the address of the	Short
		desired read or write	
		sector.	
		Port 0x12	
CommandRegister	Private	Write only register that	Short
		holds the current	
		command	
		Port 0x10	
		Bit Patterns are	
StatusRegister	Private	Holds status bits of the	Short
		disk Drive (busy bit	
		used only)	

2.2.15.7 FDC Floppy Disk Controller Members

2.2.15.7.1 Status Register Bits

Bit	Description
0	Busy Bit. Is set when reading
	Cleared when not.

2.2.15.7.2 Command Register Bit Patterns

Command	Bit Pattern
Read Sector	100
Write Sector	001

2.2.15.8 Related Members from other objects

Object	Method	Description	Params	ReturnValues
Hardware	Int	Interrupt method called by SIO	short Byte, contents of WR2 or RD2 which is a half address ISR Vector.	Iei Possibly
UI	GetPrinterScreen	Returns a ptr object to the printer screen	void	UI::PrinterScreen object ptr.
Printer	PdataOut(byte)	Kaypro::Printer screen write function	short byte	Null

2.2.16 Bootstrap Loader

The Kaypro II utilizes a unique way of loading the CP/M operating system. Older systems required manually loading the bootstrap code.

The Kaypro II. Uses an internal ROM. This ROM contains the startup code needed to bring CP/M into memory.

Typical CP/M diskettes contained a short bootstrap program on the lowest track and sector. The Kaypro II stores the location to load CP/M and length of the CP/M operating system in this area instead. This should be noted. This should not be a problem for the emulator if the CP/M floppy diskettes are faithfully duplicated.

2.2.17 Operating system

The operating system shall be supported on disk images. The disk images shall contain CP/M 2.2. The operating system shall be read from a valid Kaypro II diskette, and transferred electronically into a form recognizable by the Kaypro II emulator. Once inside the emulator, the disk images shall be loaded via one of two virtual floppy disk drives.

- CP/M 2.2 shall be supported
- CP/M OS shall be supplied on track 1 of each virtual floppy disk.
- The emulator shall support loading of the OS from floppy drive A
- The CP/M operating system shall actually be run at the software level via an obtained copy of the CP/M operating system

3. Project Deliverables

This section identifies all deliverable components of the project including hardware, software, training, and documentation.

3.1 Hardware

No hardware shall be delivered

3.2 Software

All Kaypro II software shall be delivered. All source code shall be delivered. All associated build or make files shall be delivered

3.3 Training

No training shall be provided.

3.4 Project Documentation

There are two categories of documents: project development documents, such as the project plan and design specification, and customer documents, such as the user's guide. These documents are delivered according to the project schedule.

3.4.1 Project Development Documentation

Requirements design documents shall be provided Requirements specifications document shall be provided Design documents shall be provided

3.4.2 Customer/Operations Documentation

A user guide shall be provided

4. Applicable Documents, Reference, and Glossary

This section contains title, author, and publication information for documents referred to or having an impact on the requirements for this project. It also contains a comprehensive glossary of applicable terms and acronyms.

4.1 References

Requirements Definition For The CSI426/Kaypro II Emulator Zilog Z80 Microprocessor Family User's Manual, Part number Q1/95 DC 8309-1 Z80.DOC, opcode reference, compiled by Sean Young (<u>syoung@cs.vu.nl</u>) Synertek Data Book, 1983

4.2 Appendix A, Z-80 Opcodes

	Symbolic				Fl	ags	6			Opcode		No. of	No. of M	No. of T	
Mnemonic	Operation	S	Ζ	F5	Η	F3	P/V	'N	С	76 543 210	Hex	Bytes	Cycles	States	Comments
LD r, r'	r ← r'	•	•	•	•	•	•	•	•	01 r r'		1	1	4	<u>r, r'Reg.</u>
LD p, p'*	p ← p'	•	•	•	•	•	•	•	•	11 011 101	DD	2	2	8	000 B
	a (a'	•				•	•		•	01 p p ⁻	ED	2	2	0	001 C
LD Y, Y	$q \leftarrow q$	•	•	•	•	•	•	•	•		FD	2	2	0	010 D 011 E
IDr.n	r ← n	•	•	•	•	•	•	•	•	00 r 110		2	2	7	100 H
,										\leftarrow n \rightarrow		-	-	•	101 L
LD p, n*	p ← n	•	•	•	•	•	•	•	•	11 011 101	DD	3	3	11	111 A
	•									00 p 110					
										$\leftarrow \ n \ \rightarrow$					<u>p, p'Reg.</u>
LD q, n*	$q \gets n$	•	•	•	•	•	•	•	•	11 111 101	FD	3	3	11	000 B
										00 q 110					001 C
	. (111)							•		\leftarrow n \rightarrow		1	2	7	010 D 011 E
$LDI, (\Pi L)$	$f \leftarrow (HL)$									11 011 101	חח	2	2	10	
LD I, $(IX + U)$	$r \leftarrow (iX + a)$	•	•	•	•	•	•	•	•	01 r 110	UU	3	5	19	100 IXH 101 IX
										\leftarrow d \rightarrow					101 IX
LD r. (IY + d)	$r \leftarrow (IY + d)$	•	•	•	•	•	•	•	•	11 111 101	FD	3	5	19	
, , ,	(01 r 110		-	-	-	<u>a, a' Rea.</u>
										$\leftarrow d \to$					000 B
LD (HL), r	$(HL) \leftarrow r$	•	٠	٠	٠	•	•	٠	•	01 110 r		1	2	7	001 C
LD (IX + d), r	$(IX + d) \leftarrow r$	•	•	•	•	•	•	٠	•	11 011 101	DD	3	5	19	010 D
										01 110 r					011 E
										$\leftarrow d \rightarrow$			-	10	100 IY _н
LD (IY + d), r	$(IY + d) \leftarrow r$	•	•	•	•	•	•	•	•	11 111 101	FD	3	5	19	101 IY∟
										01110 r					111 A
ID (HI) n	(UI) / n									\leftarrow 0 \rightarrow 00 110 110	36	2	3	10	
	(11∟) ← 11	•	•	•	•	•	•	•	•	\leftarrow n \rightarrow	50	2	5	10	
LD (IX + d). n	(IX + d) ← n	•	•	•	•	•	•	•	•	11 011 101	DD	4	5	19	
((),(),(),(),(),(),(),(),(),(),(),(),(),(00 110 110	36		-		
										$\leftarrow d \to$					
										$\leftarrow \ n \ \rightarrow$					
LD (IY + d), n	$(IY+d) \gets n$	•	•	•	•	•	•	•	•	11 111 101	FD	4	5	19	
										00 110 110	36				
										\leftarrow d \rightarrow					
	A (DO)									\leftarrow n \rightarrow	0.4	4	2	7	
	$A \leftarrow (BC)$	•				•	•		•		0A 1 A	1	2	7	
LDA, (DE)	$A \leftarrow (DE)$:		:	:			:	:		1A 34	3	2	/ 13	
	$A \leftarrow (IIII)$	•	•	•	•	•	•	•	•	\leftarrow n \rightarrow	34	5	4	15	
										\leftarrow n \rightarrow					
LD (BC). A	$(BC) \leftarrow A$	•	•	•	•	•	•	•	•	00 000 010	02	1	2	7	
LD (DE). A	$(DE) \leftarrow A$	•	•	•	•	•	•	•	•	00 010 010	12	1	2	7	
LD (nn), A	$(nn) \leftarrow A$	•	•	•	•	•	•	•	•	00 110 010	32	3	4	13	
	()									\leftarrow n \rightarrow					
										$\leftarrow \ n \ \rightarrow$					
LD A, I	$A \gets I$	\uparrow	\updownarrow	\updownarrow	0	\updownarrow	IFF	2 0	•	11 101 101	ED	2	2	9	
										01 010 111	57				
LD A, R	$A \leftarrow R$	\uparrow	\uparrow	\uparrow	0	\uparrow	IFF	2 0	•	11 101 101	ED	2	2	9	R is read after it
										11 101 101	or FD	2	2	٥	is increased.
	ı ← A	•		5	5	•	•	5	-	01 000 111	47	2	۷	3	
LD R, A	R ← A	•	•	•	•	•	•	•	•	11 101 101	ED	2	2	9	R is written after i
										01 001 111	4F				is increased.
Notes:	r r' mear	าร อ	nv	of th	e re	ais	ters	AF	3 C						

4.2.1 8 bit Load Group

r, r' means any of the registers A, B, C, D, E, H, L. p, p' means any of the registers A, B, C, D, E, IX_H, IX_L. q, q' means any of the registers A, B, C, D, E, IY_H, IY_L. dd_L, dd_H refer to high order and low order eight bits of the register respectively.

	* means unofficial instruction.
Flag Notation:	 = flag is not affected, 0 = flag is reset, 1 = flag is set,
	\uparrow = flag is set according to the result of the operation, IFF ₂ = the interrupt flip-flop 2 is copied.

4.2.2 16 bit Load Group

Mnemonic	Symbolic Operation	S	7	F5	FI	ags F3	PΛ	/ N	C	Opcode 76 543 210	Hey	No. of Bytes	No. of M	No. of T States	Com	ments
I D dd nn	$dd \leftarrow nn$	•	•	•	•	•	•	•	•	00 dd0 001	TICA	3	3	10	dd	Pair
20 00, 111	uu (— IIII									\leftarrow n \rightarrow		U	0	10	00	BC
LD IX, nn	$IX \gets nn$	•	•	•	•	•	•	•	•	$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ 11 & 011 & 101 \\ 00 & 110 & 001 \\ \leftarrow & n & \rightarrow \end{array}$	DD 21	4	4	14	01 02 03	DE HL SP
LD IY, nn	$IY \gets nn$	•	•	•	•	•	•	•	•	$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ 11 & 111 & 101 \\ 00 & 110 & 001 \\ \leftarrow & n & \rightarrow \end{array}$	FD 21	4	4	14		
LD HL, (nn)	$L \leftarrow (nn)$ H $\leftarrow (nn+1)$	•	•	•	•	•	•	•	•	$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ 00 & 101 & 010 \\ \leftarrow & n & \rightarrow \\ \end{array}$	2A	3	5	16		
LD dd, (nn)	dd _L ← (nn) dd _H ← (nn+1)	•	•	•	•	•	•	•	•	$\begin{array}{ccc} \leftarrow & \Pi & \rightarrow \\ 11 & 101 & 101 \\ 01 & dd1 & 011 \\ \leftarrow & n & \rightarrow \end{array}$	ED	4	6	20		
LD IX, (nn)	$\begin{array}{l} \text{IX}_{\text{L}} \leftarrow (\text{nn}) \\ \text{IX}_{\text{H}} \leftarrow (\text{nn+1}) \end{array}$	•	•	•	•	•	•	•	•	$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ 11 & 011 & 101 \\ 00 & 101 & 010 \\ \leftarrow & n & \rightarrow \end{array}$	DD 2A	4	6	20		
LD IY, (nn)	$IY_L \leftarrow (nn)$ $IY_H \leftarrow (nn+1)$	•	•	•	•	•	•	•	•	$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ 11 & 111 & 101 \\ 00 & 101 & 010 \\ \leftarrow & n & \rightarrow \end{array}$	FD 2A	4	6	20		
LD (nn), HL	(nn) ← L (nn+1) ← H	•	•	•	•	•	•	•	•	$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ 00 & 100 & 010 \\ \leftarrow & n & \rightarrow \end{array}$	22	3	5	16		
LD (nn), dd	(nn) ← dd∟ (nn+1) ← dd _H	•	•	•	•	•	•	•	•	$\begin{array}{ccc}\leftarrow & n & \rightarrow \\ 11 & 101 & 101 \\ 01 & dd0 & 011 \\ \leftarrow & n & \rightarrow \end{array}$	DD	4	6	20		
LD (nn), IX	$(nn) \leftarrow IX_L \\ (nn+1) \leftarrow IX_H$	•	•	•	•	•	•	•	•	$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ 11 & 011 & 101 \\ 00 & 100 & 010 \\ \leftarrow & n & \rightarrow \end{array}$	DD 22	4	6	20		
LD (nn), IY	$(nn) \leftarrow IY_L \\ (nn+1) \leftarrow IY_H$	•	•	•	•	•	•	•	•	$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ 11 & 111 & 101 \\ 00 & 100 & 010 \\ \leftarrow & n & \rightarrow \end{array}$	FD 22	4	6	20		
	0.0									\leftarrow n \rightarrow	ГО	4	4	c		
LD SP, IX	$SP \leftarrow HL$ $SP \leftarrow IX$	•	•	•	•	•	•	•	•	11 011 101	DD	2	2	10		
LD SP. IY	SP ← IY	•	•	•	•	•	•	•	•	11 111 001 11 111 101	F9 FD	2	2	10		
,										11 111 001	F9		_			
PUSH qq	$SP \leftarrow SP - 1$ (SP) $\leftarrow qq_H$ $SP \leftarrow SP - 1$ (SP) $\leftarrow qq$	•	•	•	•	•	•	•	•	11 qq0 101		1	3	11	<u>qq</u> 00 01 10	<u>Pair</u> BC DE HL
PUSH IX	$(SP) \leftarrow qq_L$ $SP \leftarrow SP - 1$ $(SP) \leftarrow IX_H$ $SP \leftarrow SP - 1$	•	•	•	•	•	•	•	•	11 011 101 11 100 101	DD E5	2	4	15	11	AF
PUSHIY	$\begin{array}{l} (SP) \leftarrow IX_L\\ SP \leftarrow SP - 1\\ (SP) \leftarrow IY_H\\ SP \leftarrow SP - 1\\ (SP) \leftarrow IY_L \end{array}$	•	•	•	•	•	•	•	•	11 111 101 11 100 101	FD E5	2	4	15		

POP qq	$(SP) \leftarrow qq_L$ $SP \leftarrow SP + 1$ $(SP) \leftarrow qq_H$ $SP \leftarrow SP + 1$	••	••	••	••	11 qq0 00′	I	1	3	10	
POP IX	$(SP) \leftarrow IX_L$ $SP \leftarrow SP + 1$ $(SP) \leftarrow IX_H$ $SP \leftarrow SP + 1$	••	••	••	••	11 011 10 [,] 11 100 00 [,]	1 DD 1 E1	2	4	14	
POP IY	$\begin{array}{l} (SP) \leftarrow IY_L\\ SP \leftarrow SP + 1\\ (SP) \leftarrow IY_H\\ SP \leftarrow SP + 1 \end{array}$	••	••	••	••	11 111 10 ⁷ 11 100 00 ⁷	I FD I E1	2	4	14	
Notes:	dd is any	of the re	egister p	oair BC	, DE, H	L, SP.					
Flag Notation:	• = flag is	not affe	cted, 0	= flag i	s reset,	1 = flag is set	t,	s set accord	ing to the re	sult of the operation	

Maaaaia	Symbolic	_	7	Fc	Fl	ags			~	Opcoc	de	Llau	No.of	No.of M	No.of T	Commonte
		5	-	-5	•	г <u>з</u>	P/V	•	•		210 011	FR	a bytes	1	Jales	Comments
EX DE, HL EX AF AF'	$DE \leftrightarrow \Pi L$											08	1	1	4 1	
EX AI , AI EXX	$A \cap \leftrightarrow A \cap$ BC \leftrightarrow BC'	•	•	•	•	•	•	•	•	11 011 (000	00 D9	1	1	4	
2,00	$DE \leftrightarrow DE'$										001	20	•	•	•	
	DL⇔DL HI⇔HI'															
EX (SP), HL	$(SP+1) \leftrightarrow H$	•	•	•	•	•	•	•	•	11 100 (011	E3	1	5	19	
(-))	$(SP) \leftrightarrow L$											-		-	-	
EX (SP), IX	(SP+1) ↔	•	•	•	•	•	•	•	•	11 011 [·]	101	DD	2	6	23	
	IX _H									11 100 (011	E3				
	$(SP) \leftrightarrow IX_L$															
EX (SP), IY	$(SP+1) \leftrightarrow$	٠	•	•	٠	•	•	•	•	11 111 ⁻	101	FD	2	6	23	
	IY _H									11 100 (011	E3				
	$(SP) \leftrightarrow IY_{L}$															
LDI	$(DE) \leftarrow (HL)$	٠	•	\$1	0	\uparrow^2	\uparrow^3	0	•	11 101	101	ED	2	4	16	
	$DE \leftarrow DE +$									10 100 (000	A0				
	1															
	$HL \leftarrow HL + 1$															
	$BC \leftarrow BC - 1$.∧1	~	^2	~	~		11 101	101		2	F	04	11 DO 10
LDIR	$(DE) \leftarrow (HL)$	•	•	1	0	.↓	0	0	•	10 1101	101		2	5 4	21 16	If BC ≠ 0 if PC = 0
	$DE \leftarrow DE +$									10 110 (000	ВО	2	4	10	$ \mathbf{DC} = 0$
	」 HI ∠ HI ⊥ 1															
	$BC \leftarrow BC - 1$															
	repeat until:															
	BC = 0															
LDD	$(DE) \leftarrow (HL)$	•	•	1 ¹	0	↑ ²	1 3	0	•	11 101 ⁻	101	ED	2	4	16	
	DE ← DE - 1			•		•	•			10 101 (000	A8				
	$HL \gets HL \textbf{-} 1$															
	$\text{BC} \gets \text{BC} - 1$															
LDDR	$(DE) \leftarrow (HL)$	•	•	\uparrow^1	0	\$ ²	0	0	•	11 101 ⁻	101	ED	2	5	21	if BC ≠ 0
	$DE \leftarrow DE - 1$									10 111 (000	B8	2	4	16	if $BC = 0$
	$HL \leftarrow HL - 1$															
	$BC \leftarrow BC - 1$															
	repeat until:															
CPI	BC = 0		4 ∧4			6	3		_	11 101 -	101	ED	2	4	16	
CIT		\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	1	•	10 100 (001		2	4	10	
	$BC \leftarrow BC -1$									10 100 0	001	///				
CPIR	A - (HL)	<u>↑</u> 4	[↓] ↑ ⁴	↑ ⁵	\uparrow^4	^6	↑ ³	1	•	11 101 ·	101	ED	2	5	21	if BC ≠ 0 and
-	$HL \leftarrow HL + 1$	¥	¥	¥	¥	¥	¥	•		10 110 (001	B1		-		$A \neq (HL)$.
	$BC \leftarrow BC - 1$												2	4	16	if $BC = 0$ or
	Repeat until:															A = (HL)
	A = (HL) or															
	BC = 0			. 5	. 4	. 6							-			
CPD	A - (HL)	\$4	⁺ ‡⁴	Ĵ	\$⁴	¢°	\$°	1	•	11 101	101	ED	2	4	16	
	$HL \leftarrow HL - 1$									10 101 0	001	A9				
CDDD	$A (\Box I)$	4	I			6	3			11 101 -	101	ED	2	5	21	if DC / 0 and
CFDK		\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	1	•	10 111 (001	R9	2	5	21	II BC ≠ 0 and ∧ → (⊔I)
	$BC \leftarrow BC -1$									10 111 (001	50	2	4	16	if BC = 0 or
	Repeat until:												-			A = (HL)
	A = (HL) or															()
	BC = 0															
Notes:	¹ F5 is a	cop	y of	bit	1 of	A +	last	tra	nsfei	red byte,	thus ((A + (HL))1				
	² F3 is a	cop	y of	bit :	3 of	A +	last	tra	nsfei	red byte,	thus ((A + (HL))₃				
	[°] P/V flag	IS (U if t	ine i	resu	it of	BC	- 1	= 0,	otherwise	e P/V	= 1.				
	⁵ E5 is cc	age	ofh	= SE i+1	ιas of Λ	In C	ット (I et ~	⊐∟) \mr	ared	address	<u>- н</u> +	ا⊔/ ₋ (Δ) - Н), Н іс	as in Faftor	the compo	rison
	⁶ F3 is co	י עקי י עמו	of h	it 3 /	of A	- 1a - 1a	st co	omp	ared	address	- 11, 0 - H th	nus (A - (HI) - H)₀ Hie	as in Fatter	the compa	rison.
Flag Notation:	• = flan is	not	affe	cter	1.0	= fla	an is	res	set 1	= flag is	set ↑	= flag is se	t according	to the result	of the oner	ation.
	- nug 13		3110	5.00	<i>∝</i> , ∪	- 110	-9 13	100		- nag is i		1149 10 30	according			

4.2.3 Exchange, Block Transfer and Search Groups

	Symbolic				Fl	ags				Opcode		No.of	No.of M	No.of		
Mnemonic	Operation	S	Z	F5	н	F3	P/V	'N	С	76 543 210	Hex	Bytes	Cycles	T States	Comments	
ADD A, r	$A \gets A + r$	\uparrow	\updownarrow	\updownarrow	\updownarrow	\updownarrow	V	0	\uparrow	10 <u>000</u> r		1	1	4	<u>r Reg.</u>	p Re
ADD A, p*	$A \gets A + p$	\$	\updownarrow	\updownarrow	\updownarrow	⊅	V	0	\updownarrow	11 011 101 10 <u>000</u> р	DD	2	2	8	000 B 001 C	000 B 001 C
ADD A, q*	$A \gets A + q$	\$	\updownarrow	\updownarrow	\updownarrow	\updownarrow	V	0	\updownarrow	11 111 101 10 <u>000</u> q	FD	2	2	8	010 D 011 E	010 D 011 E
ADD A, n	$A \gets A + n$	\updownarrow	\updownarrow	\updownarrow	\updownarrow	\updownarrow	V	0	\updownarrow	11 <u>000</u> 110 ← n →		2	2	8	100 H 101 L	100 IX _I 101 IX _I
ADD A, (HL)	$A \gets A + (HL)$	\$	\$	\updownarrow	\$	\updownarrow	V	0	\updownarrow	10 <u>000</u> 110		1	2	7	111 A	111 A
ADD A, (IX + d)	$A \gets A + (IX + d)$	\$	\$	\$	\$	\$	V	0	\$	11 011 101 10 <u>000</u> 110 ← d →	DD	3	5	19		
ADD A, (IY + d)	$A \gets A + (IY + d)$	\$	\$	\$	\$	\$	V	0	\$	$\begin{array}{c} \leftarrow & \mathbf{u} & \rightarrow \\ 11 & 111 & 101 \\ 10 & \underline{000} & 110 \\ \leftarrow & \mathbf{d} & \rightarrow \end{array}$	FD	3	5	19		
ADC A, s	$A \leftarrow A + s + CY$	1	.↑	Ĵ	£	.↑	V	0	1.	001					s is any of r,	n, (HL)
SUB A, s	$A \gets A \text{ - } s$	Ť	Ĵ	Ť	Ť	Ţ	V	1	Ĵ	<u>010</u>					(IX+d), (IY+c	d), p,q
SBC A, s	$A \gets A \textbf{-} \texttt{s} \textbf{-} C Y$	\$	\updownarrow	\updownarrow	\$	\updownarrow	V	1	\updownarrow	<u>011</u>					as shown for	the AE
AND s	$A \gets A \; AND \; s$	\uparrow	\updownarrow	\updownarrow	1	\updownarrow	Ρ	0	0	<u>100</u>					instruction. T	he
OR s	$A \gets A \; OR \; s$	\uparrow	\updownarrow	\updownarrow	0	\updownarrow	Ρ	0	0	<u>110</u>					underlined b	its
YOP c		•	*	*	~	*	_	~	~	101					replace	od bite i
	$A \leftarrow A \land OR S$	\downarrow	↓ ★	↓ 1	0 ↑	↓ 1	P	0	0 ↑	101					the ADD set	
INC r	A = 3	↓ ^	↓ ↑	↓ ↑	↓ ↑	\downarrow	V	0	\downarrow	00 r 100		1	1	4	the ADD Set.	
INC n*	$n \leftarrow n + 1$	↓ ↑	↓ ↑	\downarrow	↓ ↑	↓ ↑	v	0		11 011 101	חח	2	2	8	a Rea	
into p	$p \leftarrow p + r$	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	v	0	•	00 p 100	00	2	2	0	000 B	
INC q*	$q \leftarrow q + 1$	\$	\$	\updownarrow	\$	\updownarrow	V	0	•	11 1 ¹ 11 101	FD	2	2	8	001 C	
										00 q <u>100</u>					010 D	
INC (HL)	$(HL) \leftarrow (HL) + 1$	¢	¢	¢	¢	¢	V	0	•	00 110 <u>100</u>		1	3	11	011 E	
INC $(IX + d)$	$(IX + d) \leftarrow$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	•	11 011 101	סט	3	6	23	100 IY _H 101 IV.	
	(1x + u) + 1									\leftarrow d \rightarrow					101 HL 111 A	
INC (IY + d)	(IY + d) ← (IY + d) + 1	\$	\updownarrow	\updownarrow	\updownarrow	\updownarrow	V	0	•	11 111 101 00 110 100	FD	3	6	23		
	($\leftarrow d \rightarrow$						
DEC m	m ← m - 1	\$	\$	\$	1	\$	V	1	•	<u>101</u>					m is any of r. (HL), (IX+d), as shown for instruction. I same format states as IN0 Replace <u>100</u> in opcode.	, p, q, (IY+d), the IN DEC and C. ! with <u>1(</u>
Notoo			oic."	6	м 11.			م دا ۱	(a) ::	of from the second	14 of / A -	\				
NOTES:	The V symbol ir indicates parity. r means any of p means any of q means any of	the the the the the	regi regi regi	sters ster	s A, s A, s A, s A,	e op blum B, C B, B,	Dera In in C, D C, D C, D	na (dica , E,), E,), E,	,s), n ates H, L IX _H , IY _H ,	that the P/V flag IX_L . IY_L .	IIT OT (A - S IS contains). the overl	low of the c	peration. S	Similarly the P	symbol

4.2.4	8 bit	Arithmetic	and	Logical	Group
-------	-------	------------	-----	---------	-------

 d_{L} , d_{H} refer to high order and low order eight bits of the register respectively. CY means the carry flip-flop. * means unofficial instruction.

Flag Notation: • = flag is not affected, 0 = flag is reset, 1 = flag is set, \uparrow = flag is set according to the result of the operation.

	Symbolic			F	lags				Opcode		No.of	No.of M	No.of T			
Mnemonic	Operation	SΖ	F5	Н	F3	P/V	/ N	С	76 543 210	Hex	Bytes	Cycles	States	Con	nments	
ADD HL, ss	$HL \gets HL + ss$	• •	‡²	' ‡²	² ‡²	•	0	\uparrow^1	00 ss1 001		1	3	11	SS	Reg.	
ADC HL, ss	$HL \gets HL + ss + CY$	$\uparrow^1 \uparrow^1$	2 ²	² ∱²	² ∱²	V^1	0	↓ ¹	11 101 101	ED	2	4	15	00	BC	
		• •	•	•	•			•	01 ss1 010					01	DE	
SBC HL, ss	$HL \gets HL \text{ - } ss \text{ - } CY$	$\uparrow^1 \uparrow^1$	2 ²	' ↑²	² <u></u>	V^1	1	1	11 101 101	ED	2	4	15	10	HL	
			•	•	•			•	01 ss0 010					11	SP	
ADD IX, pp	$IX \leftarrow IX + pp$	• •	\$ ²	' ‡²	² ‡²	•	0	\uparrow^1	11 011 101	DD	2	4	15			
									00 pp1 001					рр	Reg.	
ADD IY, rr	$IY \leftarrow IY + rr$	• •	\uparrow^2	' ‡²	² ‡²	•	0	\uparrow^1	11 111 101	FD	2	4	15	00	BC	
									00 rr1 001					01	DE	
INC ss	ss ← ss + 1	• •	•	•	•	•	•	•	00 ss0 011		1	1	6	10	IX	
INC IX	$IX \leftarrow IX + 1$	• •	•	•	•	•	•	•	11 011 101	DD	2	2	10	11	SP	
									00 100 011	23		_			_	
INC IY	$IY \leftarrow IY + 1$	\leftarrow IY + 1 • • • • • • • • 11 111 101 FD 2 2 10 <u>rr Reg.</u>														
		$\begin{array}{cccccccccccccccccccccccccccccccccccc$														
DEC ss	ss ← ss - 1	• •	•	•	•	•	•	•	00 ss1 011		1	1	6	01	DE	
DEC IX	$IX \leftarrow IX - 1$	• •	•	•	•	•	•	•	11 011 101	DD	2	2	10	10	IY	
									00 101 011	2B				11	SP	
DEC IY	$IY \leftarrow IY - 1$	• •	•	•	•	•	•	•	11 111 101	FD	2	2	10			
									00 101 011	2B						
Notes:	The V symbol in th	e P/V f	lag	colu	mn i	indio	cate	s tha	t the P/V flags o	contains t	he overflow	v of the ope	ration.			
	ss means any of th	e regis	ters	BC	, DE	, HL	_, S	Ρ.								
	pp means any of th	ne regis	sters	5 BC	;, DE	Ξ, ΙΧ	i, Sf	·.								
	rr means any of the	e regist	ers	BC,	DE,	IY,	SP									
	16 bit additions are	e perfor	mec	d by	first	ado	ding	the t	wo low order eig	ght bits, a	and then th	e two high o	order eight l	oits.		
	່ Indicates the flag	g is affe	ecte	d by	the	16	bit r	esult	of the operation	۱.						
	Indicates the flag	g is affe	ected	d by	the	8 b	it ac	lditior	n of the high orc	ler eight b	oits.					
	CY means the carr	y flip-fl	op.													
Flag Notation:	 = flag is not affec 	ted, 0 =	= fla	g is	rese	et, 1	= flat	ag is	set, 1 = flag is s	set accor	ding to the	result of the	operation.			

4.2.5 16 bit Arithmetic Group

	Symbolic				F	Flag	S				Opcode		No.of	No.of	No.of T	
Mnemonic	Operation	S	6 Z	F5	H	F	3 P	/V N	1	С	76 543 210	Hex	Bytes	M Cycles	States	Comments
DAA	Converts A into packed BCD following add or subtract with BCD operands.	1	1	\$	\$	\$	F	•		€	00 100 111	27	1	1	4	
CPL	$A \leftarrow \overline{A}$	•		↑	¹ 1	↑	.1	1		•	00 101 111	2F	1	1	4	One's complement.
NEG ⁴	$A \leftarrow 0 - A$.1	1	↑		Ť		/ 1		.↑	11 101 101	ED	2	2	8	Two's complement.
			~ ~	¥	¥	¥				¥	01 000 100	44				
CCF	$CY \gets CY$	•	•	\uparrow	¹ ‡	²	.1 •	C)	\updownarrow	00 111 111	3F	1	1	4	Complement carry flag.
SCF	$CY \leftarrow 1$	•	•	1	¹ 0	1	¹ •	C)	1	00 110 111	37	1	1	4	0
NOP	No operations	•	•	•	•	•	•	•		•	00 000 000	00	1	1	4	
HALT	CPU halted	•	•	•	•	•	•	•		•	01 110 110	76	1	1	4	
DI ³	$IFF_1 \leftarrow 0$	•	•	•	•	•	•	•		•	11 110 011	F3	1	1	4	
3	$IFF_2 \leftarrow 0$															
El°	$IFF_1 \leftarrow 1$ $IFF_2 \leftarrow 1$	•	•	•	•	•	•	•		•	11 111 011	FB	1	1	4	
$IM 0^4$	Set interrupt	•	•	•	•	•	•	•		•	11 101 101	ED	2	2	8	
4	mode 0										01 000 110	46				
IM 1 ⁴	Set interrupt	•	•	•	•	•	•	•		•	11 101 101	ED	2	2	8	
INA 0 ⁴	mode 1										01 010 110	56	0	0	0	
IM 2	Set Interrupt	•	•	•	•	•	•	•		•	11 101 101	ED 5E	2	2	8	
Notes:	The V symbo	l in	the	ΡΛ	/ fla	a cc	Jun	n ir	ndi	cate	s that the P/V	flags cont	ains the ove	orflow of the	operation	Similarly the P symbol
10000	indicates par	itv.	unc		nu	9 00	nun		iui	outo		nago oom			operation.	Cirinally the rosymod
	¹ F5 and F3	are	a	copy	of b	oit 5	an	d 3	of	regi	ster A					
	² H contains	the	e pr	evio	us c	arry	/ sta	ate (aft	ter iı	nstruction $\overset{-}{H} \leftrightarrow$	• C)				
	³ No interrup	ots a	are	issu	ed o	dire	ctly	afte	r a	a DI	or El.					
	⁴ This instru	ctio	n h	as o	ther	uno	offic	ial o	эрс	code	es, see Opcode	es list.				
-	CY means th	e c	arry	flip	-flop).										
Flag Notation:	 = flag is not 	aff	ect	ed, () = f	lag	is r	eset	, 1	= fl	ag is set,	lag is set	according to	the result of	of the opera	ation.

4.2.6 General Purpose Arithmetic and CPU Control Groups

Mnemonic	Symbolic Operation	S	z	F5	F H	lags F3	P/\	/ N	С	Opcode 76 543 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
RLCA	CY+ [7←0 +	•	•	\$	0	\$	•	0	\$	00 000	07	1	1	4	
RLA	\ <u>C</u> Y+7 -0 +	•	•	\updownarrow	0	\updownarrow	•	0	\updownarrow	111 00 010	17	1	1	4	
RRCA	<u> </u>	•	•	\updownarrow	0	\updownarrow	•	0	\updownarrow	111 00 001	0F	1	1	4	
RRA	4 <u>7→0</u> +CY	•	•	\updownarrow	0	\updownarrow	•	0	\updownarrow	111 00 011	1F	1	1	4	
RLC r	<u>CY</u> + <u>[7←0</u> +]	\$	\$	\$	0	\$	Ρ	0	\updownarrow	111 11 001 011	СВ	2	2	8	<u>r Reg.</u> 000 B
RLC (HL)	<u>CY</u> + <u>[7←0]+</u>	\$	\$	\$	0	\$	Ρ	0	€	00 <u>000</u> r 11 001 011 00 <u>000</u> 110	СВ	2	4	15	001 C 010 D
RLC (IX + d)	CY↓[7 ← 0]↓	\$	\$	\$	0	\$	Ρ	0	\$	$11 011$ 101 $11 001$ 011 $\leftarrow d \rightarrow$ $00 000$ 110	DD CB	4	6	23	011 E 100 H 101 L 111 A
RLC (IY + d)	(Y+ <u>12↔0</u> +)	\$	\$	\$	0	\$	Ρ	0	\$	$ \begin{array}{r} 110 \\ 11111 \\ 101 \\ 11001 \\ 011 \\ \leftarrow d \rightarrow \\ 00 \ \underline{000} \end{array} $	FD CB	4	6	23	
LD r,RLC (IX + d)*	$r \leftarrow (IX + d)$ RLC r (IX + d) \leftarrow r	\$	\$	€	0	€	Ρ	0	\$	110 11 011 101 11 001 011	DD CB	4	6	23	
LD r,RLC (IY + d)*	$r \leftarrow (IY + d)$ RLC r (IY + d) \leftarrow r	\$	\$	\$	0	\$	Ρ	0	€	$\begin{array}{c}\leftarrow d \rightarrow \\ 00 \underline{000} r \\ 11 111 \\ 101 \\ 11 001 \\ 011 \\ \end{array}$	FD CB	4	6	23	
RL m RRC m RR m SLA m SLL m* SRA m SRL m	$\begin{array}{c} \hline (CY) \leftarrow 7 \leftarrow 0 + 0 \\ \hline (T \rightarrow 0) \rightarrow (CY) \\ \hline (T \rightarrow 0) \rightarrow (CY) \\ \hline (CY) \leftarrow 7 \leftarrow 0 + 0 \\ \hline (CY) \leftarrow 7 \leftarrow 0 + 0 \\ \hline (CY) \leftarrow 7 \leftarrow 0 + CY \\ \hline 0 \rightarrow 7 \rightarrow 0 \rightarrow (CY) \end{array}$	$\begin{array}{c} \uparrow \\ \uparrow $	$\uparrow \uparrow $	$\begin{array}{c} \updownarrow \\ \Leftrightarrow \\ \leftrightarrow$	0 0 0 0 0	$\begin{array}{c} \updownarrow \\ \updownarrow \\ \downarrow \\$	P P P P P P P	0 0 0 0 0	$\uparrow \uparrow $	$\begin{array}{ccc} \leftarrow & \mathbf{d} & \rightarrow \\ 00 & \underline{000} & \mathbf{r} \\ & \underline{010} \\ & \underline{001} \\ & \underline{011} \\ & \underline{100} \\ & \underline{110} \\ & \underline{101} \\ & \underline{111} \end{array}$					Instruction format and states are the same as RLC. Replace <u>000</u> with new number.
RLD	031477 031477 A (HL)	¢	¢	¢	0	¢	P	0	•	11 101 101 01 101	ED 6F	2	5	18	
RRD	0347 0347 A (HL)	\$	€	€	0	€	Ρ	0	•	11 101 101 01 100 111	ED 67	2	5	18	
Notes:	The P sy r means a * means	mbo any unof	l in of th	the ne re al in:	P/V egis struc	flag ters ctior	i col A, E ì.	umr 3, C	indic , D, E	ates that the F , H, L.	P/V flags co	ontains the	parity of the	e result.	
Flag Notation:	• = flag is	not	affe	ecte	d, 0	= fl	ag is	s res	set, 1	= flag is set, ‡	= flag is s	et accordin	g to the res	ult of the op	eration.

Mnemonic	Symbolic Operation	s z	F5	Flags H F3	8 P/V	/ N	С	Opcode 76 543 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
BIT b, r	7 / r	1^1	\$ ²	1 🗘	³ ‡⁴	0	•	11 001 011 01 b r	СВ	2	2	8	<u>r Reg.</u> 000 B
BIT b, (HL)	$Z \leftarrow I_b$	$\uparrow^1 \uparrow$	\uparrow^2	1 🛟	³ ‡⁴	0	•	11 001 011	СВ	2	3	12	001 C
BIT b, $(IX + d)^5$	$Z \leftarrow (HL)_b$ $Z \leftarrow (IX + d)_b$	$\uparrow^1 \updownarrow$	\uparrow^2	1 ‡	³ ‡⁴	0	•	$01 \ B \ 110$ $11 \ 011 \ 101$ $11 \ 001 \ 011$ $\leftarrow d \rightarrow$	DD CB	4	5	20	010 D 011 E 100 H 101 L
BIT b, $(IY + d)^5$	$Z \gets \overline{(IY + d)_b}$	$\uparrow^1 \uparrow$	\uparrow^2	1 ‡	³ ‡⁴	0	•	01 b 110 11 111 101 11 001 011 ← d →	FD CB	4	5	20	111 A
SET b, r	$r_b \leftarrow 1$	••	•	••	•	•	•	01 b 110 11 001 011 <u>11</u> b r	СВ	2	2	8	<u>b Bit.</u> 000 0 001 1
SET b, (HL)	$(HL)_{b} \leftarrow 1$	••	•	••	•	•	•	11 001 011	СВ	2	4	15	010 2
SET b, (IX + d)	$(IX+d)_b \gets 1$	••	•	••	•	•	•	$\frac{11}{11}$ $\frac{11}{011}$ $\frac{11}{11}$ $\frac{11}{011}$ $\frac{11}{011}$ $\frac{11}{011}$	DD CB	4	6	23	100 4 101 5 110 6
SET b, (IY + d)	$(IY+d)_b \gets 1$	••	•	••	•	•	•	<u>11</u> b 110 11 111 101 11 001 011	FD CB	4	6	23	111 7
LD r,SET b, (IX + d)*	$\begin{array}{l} r \leftarrow (IX + d) \\ r_b \leftarrow 1 \\ (IX + d) \leftarrow r \end{array}$	••	•	••	•	•	•	$\begin{array}{ccc} \leftarrow & \mathbf{d} & \rightarrow \\ \underline{11} & \mathbf{b} & 110 \\ 11 & 011 & 101 \\ 11 & 001 & 011 \\ \leftarrow & \mathbf{d} & \rightarrow \\ 11 & \mathbf{b} & \mathbf{c} \end{array}$	DD CB	4	6	23	
LD r,SET b, (IY + d)*	$\begin{array}{l} r \leftarrow (IY + d) \\ r_b \leftarrow 1 \\ (IY + d) \leftarrow r \end{array}$	••	•	••	•	•	•	$\begin{array}{cccc} \frac{11}{11} & \text{b} & \text{r} \\ 11 & 111 & 101 \\ 11 & 001 & 011 \\ \leftarrow & \text{d} & \rightarrow \end{array}$	FD CB	4	6	23	
RES b, m	$ \begin{array}{l} m_b \leftarrow 0 \\ m \equiv r, (HL), (IX+d), \\ (IY+d) \end{array} $	••	•	•••	•	•	•	<u>11</u> b r <u>10</u>					To form new opcode replace <u>11</u> of SET b, s with <u>10</u> . Flags and states are the same.
Notes: Flag Notation:	The notation m _b in BIT instructions an ¹ S is set if b = 7 a ² F5 is set if b = 5 ³ F3 is set if b = 3 ⁴ P/V is set like the ⁵ This instruction h * means unofficial • = flag is not affeet	dicates e perfo nd Z = and Z = and Z = Z flag nas othe instruc cted, 0	bit b ormec 0 = 0 = 0 er un tion. = flac	o (0 to d by ar official g is res	7) of bitw opc set, 1	loc vise ode = f	ANI ANI s	n m. D. s set,	s set acc	ording to t	he result of	the operatic	n.

4.2.8 Bit Manipulation Group

	Symbolic			F	ags				Opcode		No.of	No.of M	No.of T	
Mnemonic	Operation	SZ	F5	Η	F3	P/V	N	С	76 543 210	Hex	Bytes	Cycles	States	Comments
IN A, (n)	A ← (n)	• •	•	•	•	•	•	•	$\begin{array}{ccc} 11 & 011 & 011 \\ \leftarrow & n & \rightarrow \end{array}$	DB	2	3	11	<u>r Reg.</u> 000 B
IN r, (C)	$r \gets (C)$	1	≎ ≎	0	\updownarrow	Ρ	0	•	11 101 101	ED	2	3	12	001 C
IN (C)* or	Just affects flags,	↑ 1	` ↑	0	↑	Р	0	•	01 r 000 11 101 101	ED	2	3	12	010 D 011 E
IN F, (C)*	value is lost.	* 1	· •	Ŭ	¥	•	Ŭ		01 110 000	70				100 H
INI	$(HL) \gets (C)$	ĴĴ 1	° ¹ ↓ ¹	\$ ³	\uparrow^1	Х	\$²	\uparrow^3	11 101 101	ED	2	4	16	101 L
	$HL \leftarrow HL + 1$								10 100 010	A2				111 A
	$B \leftarrow B - 1$	0 1	0	^3	0	v	^2	 ↑3	11 101 101	ED	2	5	21	if P - 0
	$(\Pi L) \leftarrow (C)$ HI \leftarrow HI + 1	0 1	0	\downarrow	0	^	\downarrow	\downarrow	10 110 010	B2	2	4	16	if $B = 0$
	B ← B - 1													
	Repeat until													
NID.	B = 0	. 1 .	1 . 1	• 4	• 1		• 2	• 4	44 404 404		0		10	
IND	$(HL) \leftarrow (C)$	11	- T	\uparrow	1,	Х	₽1	\uparrow	11 101 101 101 101 101 101 101		2	4	16	
	$\Pi \sqcup \leftarrow \Pi \sqcup = 1$ $B \leftarrow B = 1$									701				
INDR	(HL) ← (C)	0 1	0	.↑4	0	х	<u></u> ↑²	.↑4	11 101 101	ED	2	5	21	if B≠0
	$HL \leftarrow HL - 1$	•	-	¥	-		¥	¥	10 111 010	BA	2	4	16	if $B = 0$
	B ← B - 1													
	Repeat until													
OUT (n) A	B = 0		•	•	•	•	•	•	11 010 011	ВЗ	2	3	11	
001 (1), //	(II) (A								\leftarrow n \rightarrow	DO	2	0		
OUT (C), r	$(C) \leftarrow r$	• •	•	•	•	•	•	•	11 101 101	ED	2	3	12	
									01 r 001				4.0	
OUT (C), 0*	$(C) \leftarrow 0$	• •	•	•	•	•	•	•	11 101 101	ED 71	2	3	12	
OUTI	$(C) \leftarrow (HL)$	1 1 1	. ¹ ↑ ¹	x	↑ ¹	x	x	x	11 101 101	ED	2	4	16	
	$HL \leftarrow HL + 1$	↓	· •	~	\checkmark	Λ	Λ	~	10 100 011	A3	-	•		
	B ← B - 1													
OTIR	$(C) \gets (HL)$	0 1	0	Х	0	Х	Х	Х	11 101 101	ED	2	5	21	if B ≠ 0
	$HL \leftarrow HL + 1$								10 110 011	B3	2	4	16	if $B = 0$
	B ← B - 1 Repeat until													
	B = 0													
OUTD	(C) ← (HL)	1 1	¹ ↑ ¹	Х	1 ¹	Х	Х	Х	11 101 101	ED	2	4	16	
	$HL \leftarrow HL - 1$	• •	•		•				10 101 011	AB				
	$B \leftarrow B - 1$.,		.,	.,	.,				_		
OTDR	$(C) \leftarrow (HL)$	0 1	0	Х	0	Х	Х	Х	11 101 101	ED	2	5 4	21 16	if B≠0 # D
	$HL \leftarrow HL - 1$								10 111 011	ы	2	4	10	$\Pi B = 0$
	Repeat until													
	B = 0													
Notes:	The V symbol in th	e P/V	flag	colu	mn i	ndic	ate	s that	the P/V flags of	contains th	ne overflow	of the oper	ation. Simil	arly the P symbol
	indicates parity.	rogi	toro	۸ D	C									
	¹ flag is affected b	v the	result	r⊐,⊡ tofF	, ∪, 3 ←	D, I В -	_,⊓ 1 a∘	, ∟. sin D	EC B					
	² N is a copy bit 7	of the	last	valu	e fro	om t	he i	nput (C).					
	³ this flag contains	the c	arry	of (((C	+ 1)	AN	D 25	5) + (C))					
	this flag contains	the c	arry	of (((C	- 1)	ANI	D 255	5) + (C))					
Flag Notation:	 means unofficial flag is not affect 	instru ed 0	- flag	nie i	-290	it 1	_ fl∢	an ie e	set X – flan is i	Inknown				
	\uparrow = flag is set acco	rdina	to the	e res	sult	of th		perati	on.					

Maamania	Symbolic		. 7	F F	F	lag	S D		<u> </u>	Opcode	Llov	No.of	No.of M	No.of T	Commonto
IVINEMONIC	Operation	2) Z	F0			3 P	/V IN		76 543 210	Hex	Bytes	Cycles	States	Comments
JP nn	PC ← nn	•	•	•	•	•	•	•	•	11 000 011	C3	3	3	10	
										\leftarrow n \rightarrow					
										\leftarrow n \rightarrow					O 1111
JP cc, nn	if cc is true,	•	•	•	•	•	•	•	•	11 ccc 010		3	3	10	ccc Condition
	$PC \leftarrow nn$									\leftarrow n \rightarrow					000 NZ
										\leftarrow n \rightarrow					001 Z
															010 NC
															100 PO
															100 PE
															110 P
JR e	$PC \leftarrow PC +$	•	•	•	•	•	•	•	•	00 011 000	18	2	3	12	111 M
	e									\leftarrow e - 2 \rightarrow					
JR ss, e	if ss is true	•	•	•	•	•	•	•	•	00 ss 000		2	3	12	if ss is true
	$PC \gets PC +$									$\leftarrow e \ \text{-} 2 \ \rightarrow$		2	2	7	if ss is false
	е														
JP HL	$PC \gets HL$	•	•	•	•	•	•	•	٠	11 101 001	E9	1	1	4	
JP IX	$PC \gets IX$	•	٠	٠	•	•	•	•	•	11 011 101	DD	2	2	8	ss Condition
										11 101 001	E9				111 C
															110 NC
JP IY	$PC \leftarrow IY$	•	•	•	•	•	•	•	•	11 111 101	FD	2	2	8	101 Z
										11 101 001	E9			-	100 NZ
DJNZ e	B ← B - 1	•	•	•	•	•	•	•	•	00 010 000	10	2	2	8	If $B = 0$
	if B ≠ 0									\leftarrow e - 2 \rightarrow		2	3	13	if B ≠ 0
	$PC \leftarrow PC +$														
	е														
Notes:	e is a sigi	nec	tw	o-co	mp	em	ent	num	ber ir	n the range <-1	26, 129>				
	e - 2 in th	ne c	pcc	de p	oro	/ide	s ar	n effe	ctive	number of PC	+ e as PC	incremented	d by 2 prior t	o the additi	on of e.
Flag Notation:	• = flag is	s no	t af	ecte	ed, () =	flag	is re	set,	1 = flag is set, (じ = flag is	set according	g to the resu	It of the ope	eration.

4.2.10 Jump Group

4.2.11 Ca	all and Ret	turn Group
-----------	-------------	------------

Mnemonic	Symbolic Operation	\$	7 F	5	Flags	; 	'N	C	Opcode 76 543 210	Hey	No.of Bytes	No.of M	No.of T States	Comments
		•	<u> </u>				•	•	11 001 101		Bytes 3	5	17	Comments
		-		-	-	-	-	-	\leftarrow n \rightarrow	00	5	5	17	
	$SP \leftarrow SP - 1$								\leftarrow n \rightarrow					
	$(SP) \leftarrow PC_1$													
	$PC \leftarrow nn$													
CALL cc, nn	if cc is true,	•	• •	•	•	•	•	•	11 ccc 100		3	3	10	if cc is false
	$SP \leftarrow SP - 1$								\leftarrow n \rightarrow		3	5	17	if cc is true
	$(SP) \leftarrow PC_H$								$\leftarrow \ n \ \rightarrow$					
	$SP \gets SP \text{ - } 1$													
	$(SP) \leftarrow PC_{L}$													
	PC ← nn									_				
RET	$PC_{L} \leftarrow (SP)$	•	• •	•	•	•	•	•	11 001 001	C9	1	3	10	
	$SP \leftarrow SP + 1$													
	$PC_{H} \leftarrow (SP)$													
PET co	$SP \leftarrow SP + 1$	•				•		•	11 000 000		1	1	5	if co is falso
REFUC	$PC_{i} \leftarrow (SP)$	•	• •		•	•	•	•			1	3	J 11	if cc is true
	$SP \leftarrow SP + 1$										·	U		
	$PC_{\sqcup} \leftarrow (SP)$													
	$SP \leftarrow SP + 1$													
RETI ²	$PC_{L} \leftarrow (SP)$	•	• •	•	•	•	•	•	11 101 101	ED	2	4	14	cc Condition
	$SP \leftarrow SP + 1$								01 001 101	4D				000 NZ
	$PC_H \gets (SP)$													001 Z
	$SP \gets SP + 1$													010 NC
		•				•		•	11 101 101	ED	2	4	1/	
KEIN	$PC_{L} \leftarrow (SP)$	•	• •		•	•	•	•	01 000 101	45	2	4	14	100 PO 101 PF
	$PC_{u} \leftarrow (SP)$								01 000 101	10				110 P
	$SP \leftarrow SP + 1$													111 M
	$IFF_1 \leftarrow IFF_2$													
RST p	$SP \leftarrow SP - 1$	•	• •	•	•	•	•	•	11 t 111		1	3	11	<u>t p</u>
	$(SP) \leftarrow PC_H$													000 Oh
	$SP \leftarrow SP - 1$													001 8h
	$(SP) \leftarrow PC_L$													010 10h
	$PC \gets p$													011 18h
														100 2011 101 28h
														110 30h
														111 38h
Notes:	¹ This ins	truct	ion h	as o	ther	unoff	icia	l opc	odes, see Opc	ode list.				
Flag Notation:	- Instruct	ion a	ISO IF	'F₁ ∢	- IFF	2			flee is set f					
i lay Notation.	• = nag is	not	anec	.ea,	U = I	iag is	s res	set, 1	= nag is set,	, = nag is s	set according	y to the resu	it of the ope	ration.

4.3 Glossary

Applet	- An internet application that runs inside an internet browser.
Bank	- A Computer science term used to describe a specific chunk of Random Access Memory (See Random Access Memory).
BIOS	- Basic Input and Output System. A set of programs, addresses or routines inside RAM (See Random Access Memory) that provide certiain functionality for the computer system.
Bit	- The smallest value used to represent computer data or memory in a base 2 binary numbering system having a value of 1 or 0.
Buad Rate Buffer	A term used to describe the ability of two devices ports (See Port) to establish a communication between them at a certain speed of data transfer.A permanent or temporary area of storage used to hold data.
Byte	- A standard unit of measurement for computer data or RAM (See Random Access Memory)
CPU	- The Central Processing Unit.
DOS	- Disk Operating System.
<i>I/O</i>	- Input and Output.
Interrupt	- A term used to describe the need for a device or software program that must send a message to the Processor (See CPU) in order to gain its attention for useage.
Java	- A programming language with internet and platform independent capibility.
Memory	- Term used to describe an area of storage in a computer system. (See Random Access Memory, Bank, Buffer)
Memory Mapped	- A term used to describe how a computer system connects it I/O (See I/O) to RAM (See Random Access Memory).
OP Code	- The basic unit of instruction in a computer system. This is what is executed when a computer program is running.
Operating system	- The software program that manages low level hardwareand software management inside a computer system.
Parallel	- Data transmission that occurs in a side by side manor using multiple data lines to transmit data across a specific line.
Port	- A term used to describe the means for I/O (See I/O) internally and externally in a computer system.
RAM	- See Random Access Memory.

Random Access Memory	- The second fastest form of storage used inside a computer system commonly used for application execution and data storage.
Register	- The fastest form a storage inside a computer system usually constrained to a finite size depending on a particular system.
ROM	- Read Only Memory. Usually contains useful programs or data for Operating System (See Operating System), hardware and program useage.
Serial	- A term used to describe inline communication or data that is sent one after another either interanally or externally.
Virtual Machine	- A term used to describe a software or hardware program that emulates a given environment in which its executing applications are thought to be running.